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ABSTRACT
The fast progress in biological study has attracted a growing interest in mimicking the 
signal processing functions of biological neural systems, which can be implemented 
in hardware and used to inspire new techniques for real time computations. On the 
other hand, the ITRS roadmap for Si indicates that alternative paradigms for building 
computational machines will be required within about 10 years and the massive 
parallelism of neural systems represents an attractive option. However most 
implementation approaches are restrictive in physical dimensions and characteristics 
towards biological networks in hardware. Thus there is a pressing need for compact, 
low power neural building blocks with operational characteristics that closely mimic 
realistic neuron cells.
In this thesis, a charge coupled synapse is developed as a core building block for 
spiking neural networks in hardware. The proposed silicon synapse is based on a two- 
phase charge transfer device with associated localized memory capability. The 
correspondence between the fundamental semiconductor processes and the required 
biological functionality is illustrated by theory. The basic principles of the charge 
coupled synapse are demonstrated to exhibit a spiking characteristic of biological 
synapses. Issues related to the analytical modeling of the charge transfer and 
associated spike generation are investigated by using the Silvaco software package. 
The device simulations prove that the proposed synaptic device is able to capture the 
intrinsic dynamics of the biological synapses in spiking neural networks.
This thesis then proposes the device concepts for the programmable dynamic charge 
coupled synapses where the recovery process of weight charge packet can be greatly 
accelerated. The first programmable dynamic synapse is based on the charge coupled 
synapse to which an additional source of minority carriers is attached. The 
programmable functionality of the synapse is implemented by the weight restoration 
through charge injection from an N+ implant pulsed by a small negative voltage. An 
alternative type of programmable dynamic charge coupled synapse consists of an 
injector MOS transistor in proximity to two MOS capacitors. This approach has the 
advantage that it can be fabricated through a standard CMOS mixed-signal process.
I
The function of the MOS transistor is to restore the charge in the well where the 
duration of this process is dictated by the associated gate voltage. Therefore, the 
synapse is capable of operating in the facilitating state over a large frequency range. 
Simulation results are presented which clearly demonstrate its operation.
A low power compact neuron cell in hardware that accommodates charge coupled 
synapses is designed. The fundamental functionality of the biological neuron cell is 
implemented by current mirror summing, charge integration onto a thresholding 
inverter and subsequent slow leakage of charge via a reverse biased diode. The 
mathematical analysis and Spice simulation are presented to support this work.
By using the innate properties of semiconductors, a charge coupled synapse capable 
of mimicking spiking dynamics and synaptic plasticity, serves as the compact 
component for implementing neural networks in silicon, and since it operates in 
transient mode, its power consumption is negligible. The solid-state neuron presented, 
performing the integration of synaptic signals, captures the time dependency of the 
post-synaptic membrane decay, and fires when a certain threshold is reached. This 
silicon neuron cell together with an array of synapses will provide, for the first time, a 
core building block that is not only biologically plausible but has the potential to 
significantly advance the hardware implementation of spiking neural networks 
towards the biological-scale, using well proven and robust silicon technology.
II
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LIST OF SYMBOLS
Symbol Description Unit
A Area cm2
C Capacitance F (F/cm2)
C d Depletion layer capacitance per unit area F/cm2
C d m Maximum depletion layer capacitance per unit area F/cm2
Cfn Floating diffusion node capacitance F
C g s Gate-source capacitance F
C o x Oxide capacitance per unit area F/cm2
C o v Overlap capacitance F
C si Silicon capacitance per unit area F/cm2
Ct Total capacitance associated with floating gate F
D Diffusion coefficient cm2/s
D e f f Self-induced drift coefficient cm /s
E Energy eV
Ec Conduction band edge eV
Ef Fermi energy level eV
Efi Intrinsic Fermi level eV
E g Energy bandgap eV
Ev Valence band edge eV
Evacuum Vacuum level eV
Fringing field V/cm
$ox Electric field in oxide V/cm
Self-induced field V/cm
^si Electric field in silicon V/cm
so Vacuum permittivity (=8.85xl0‘14 F/cm) F/cm
Fox Oxide dielectric constant (=3.9)
Fsi Silicon dielectric constant (=11.9)
Metal work function eV
^ s i Silicon work function eV
4>B Bulk potential V
VII
Surface potential V
q Charge transfer efficiency
i Current A
Io Off-current of MOS transistor A
Ids Drain-source current A
Ileak Leaky current A
Isat Saturation current A
Isub Subthreshold current A
Isum Mirrored current A
J Current density A/cm2
k Boltzmann’s constant (=1.38x1 O'23 J/K) J/K
li Carrier mobility cm2/V-s
Electron mobility cm2/V-s
Mp Hole mobility cm2/V -s
L Channel (electrode) length cm
L f n Length of floating diffusion node cm
Lov Overlap length cm
X Channel length modulation factor V '1
m Gate channel coupling
n Number of synapses
n, Intrinsic carrier density (=1.45xl010 cm'3) cm"3
Uinv Charge density in inversion layer cm"2
nox Charge density in oxide cm"2
n p Injected electron concentration cm'3
nw Synaptic weight charge density per unit area cm"2
N a Acceptor impurity density cm"3
N d Donor impurity density cm"3
q Electronic charge (=1.6xl0'19 C) C
Q Charge C
Q d Charge per unit area in the depletion layer C/cm2
Q f Charge per unit area remaining in storage well C/cm2
Qinv Charge per unit area in the inversion layer C/cm2
Q ox Total charge per unit area in oxide C/cm2
Vili
Qsi Total charge per unit area in silicon C/cm2
Qw Synaptic weight charge per unit area C/cm2
R Resistance Q,
a Conductivity (D-cm)
t Time s
tox Oxide thickness cm
T Absolute temperature K
X Time constant s
h Generation lifetime s
Tr Charging time at membrane node s
Xrclax Dielectric relaxation time s
"CSID Transit time due to self-induced drift s
"CTD Transit time due to thermal diffusion s
U Velocity cm/s
ut Thermal velocity cm/s
V Voltage V
v bi Built-in potential V
V dd Power-supply voltage V
V d s Drain-source voltage V
Vg Gate voltage V
Vgs Gate-source voltage V
Vi Pre-synaptic spike V
Vji Synaptic weight voltage V
Vo Output voltage V
Vox Potential drop across oxide V
Vp Program voltage V
Vsat Saturation voltage V
Vt Thermal voltage (=0.026 V @ 300 K) V
V e 3 Voltage on synapse output terminal V
V f Floating gate potential V
V f b Flatband voltage V
V f n Coupled voltage of floating diffusion node V
Vpsp Membrane potential V
IX
VT Threshold voltage V
Vrh Switching threshold of CMOS inverter V
W Channel width cm
w d Depletion layer width cm
W dm Maximum depletion layer width cm
W f Depletion layer width at equilibrium cm
W inv Effective inversion layer thickness cm
X Electron affinity eV
X
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CHAPTER 1 INTRODUCTION
Section 1.1 Towards Intelligent Computation System
The creation of the electronic computers and deoxyribonucleic acid (DNA) model of 
heredity over 50 years ago facilitates the progress in understanding biological 
intelligence and creating machine intelligence. Since the first computer was created, 
the machines have gone through six generations [1, 2, 6, 69]. The first four computer 
generations were mainly built up respectively from vacuum tubes, transistors, 
integrated circuitry (IC), and Very Large Scale Integration (VLSI). Giant 'brains' that 
filled air-conditioned rooms were shrunk into briefcases, with the speed of 
computation (the computer performance) doubled every two years. The fifth 
generation computer systems are defined as knowledge-information processing 
systems [1, 2], which signify the presence of artificial intelligence software and entire 
microprocessors that run in parallel. Today's most powerful supercomputers are all 
massively parallel systems such as Blue Gene [3], successfully applied to the 
simulation of half a mouse brain for ten seconds [4] and the neocortex of human brain 
[5]. The sixth generation is formed by dedicated neural hardware combining 
neuroscience, cognitive science, computer science and electronics. The machine of the 
future can be seen as a cooperative computation system that integrates different 
subsystems, each quite specialized in structure and some supplied with sensors and 
motors [6, 69].
In 1965, Intel co-founder Gordon Moore saw the future [7], His prediction, popularly 
known as Moore's law, states that the number of transistors on a chip doubles about 
every two years [8]. In the 1970s, the processors such as 8008 and 8086 had no more 
than 30 thousand transistors, while the Pentium III processor developed in the late 
1990s has the number of transistors up to 28 million. In the recent dual-core Itanium 
processor, there are more than 1 billion transistors. Moore’s law has been the guiding 
principal for the semiconductor industry over the last 40 years. It has fueled the 
worldwide technology revolution towards greater performance, energy efficiency, and 
technologies that create new computing solutions. The scaling has reduced the feature
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size of transistor below the 50nm regime in today’s CMOS technology and has led to 
an unprecedented level of integration in achieving ever higher performance and low 
power consumption. In terms of numerical computations, the capabilities of digital 
computers far exceed those of animal brains. Nonetheless, the most powerful 
computing systems still cannot approach impressive feats that can be accomplished by 
nervous systems of animals [9]. In addition, such an exponential progress is not 
usually sustainable. The rate of change predicts that in around 150 years there will be 
more memory cells on a square centimeter of silicon than there are atoms in the 
universe. Gordon Moore indicated [10] that “It can't continue forever. The nature o f  
exponentials is that you push them out and eventually disaster happens”. As CMOS 
technology starts to run into its fundamental limit, conventional scaling will no longer 
be sufficient to continue device performance by creating smaller transistors. Therefore 
many efforts have been delivered to extend Moore’s law such as the innovations in 
nano-scale [11, 12]. One of the emerging solutions is to explore bio-inspired 
architectures. International Technology Roadmap for Semiconductors’2005 (ITRS) 
[13] states that “mimicking biological behavior in non-CMOS hardware, in particular 
copying their enormous fan-in/fan-out, is still in its infancy. ... The feasibility o f using 
nano-scale electronic devices and interconnects to implement such massively parallel, 
adaptive, self-organizing computational models is starting to become an active 
research area".
Biological research has accumulated a larger amount of knowledge of the structure 
and functions within the nervous systems of living organisms. It has spanned the 
entire range of neural cognition from quantum fields to social interactions combined 
with the neural dynamics operating across all levels. A century has passed since the 
first introduction of the word “synapse” which defines a functional junction between 
nerve cells. The biological cell is a goal-oriented organism that has the features of 
adaptability, interactivity, robustness, flexibility, and autonomy [13]. A typical neuron 
possesses 10,000 synaptic inputs on average, and a number of outputs. It can store 
memory in the pattern and strength of the analog synapses that connect it to other 
neurons. Inspired by recent advance in neurophysiological methods, mathematical 
theory, and computing technologies, the artificial neural networks (ANNs) have been 
developed based on what is known about how human and animal brains acquire and 
manipulate knowledge about their environments [14], The bio-inspired computational
2
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systems are built up from simplified representations of biological neurons, 
interconnected in a complex web-like structure with adaptive synapses. The bio­
inspired systems differ from conventional computing systems since they acquire 
knowledge by a gradual learning process, and represent it as a pattern of weights. Bio­
inspired computational systems made by humans can be leveraged to realize a variety 
of biological functions ranging from sensing to manipulation aimed at recapitulating 
in vivo biological dynamics and structures. They demonstrate robust processing 
capabilities in challenging real life scenarios, and are able to offer solutions to 
mathematically intractable problems, which conventional programmed systems find 
very hard to deal with, through their ability to be trained for specific tasks [15]. This 
is one of the reasons for the fast-growing interest in implementing brain-like 
intelligence as large neural systems using either hardware or software.
Since neural systems have many nonlinear elements with massively parallel 
interconnections in nature, building intelligent systems requires large computational 
resources in terms of speed, power and area. The realization of such networks in 
software is by far the most common manifestation of this computational technique. 
However, there are many applications where neural computations running on software 
platforms may not be an option, for example biological implants [16-19], autonomous 
robots [20, 21], sensors [22-24], etc., and a dedicated hardware implementation route 
would then be the preferred option to provide a self-contained and physically robust 
solution. More importantly, to preserve the parallel processing capability of neural 
systems and consequently expand the application domain to real time processing, it is 
necessary to develop efficient hardware implementation techniques. The number and 
variety of novel neural network paradigms are increasing rapidly though capabilities 
of many brain-like paradigms are hardly known yet. The more is learnt about the 
neural systems, the more it is clear that the computations being performed and the 
hardware being used are quite different from the conventional computers. If very large 
scale, highly parallel hardware implementations of artificial neurons become a reality, 
it is essential that neurons with small physical dimensions are made available to 
facilitate this. The best efforts at biological scale emulation, while functional, are still 
basic and consume large amounts of power. Therefore, there is a pressing need for 
small geometry, low power neural building blocks with operational characteristics that 
closely mimic realistic neural systems. Continuing research on hardware
3
INTRODUCTION
implementation of neural networks by efficiently utilizing the similarities between 
silicon and biophysics, can create new opportunities in advancing the understanding 
of the biological mechanisms and exploring novel ideas in massively parallel 
computational systems.
Section 1.2 Neural Networks
In this section, the fundamentals of biological neural networks are presented. A brief 
review of history of artificial neural networks (ANNs) is then given. The newly 
developed spiking neural networks (SNNs) and its neuron models which take the 
advantages over the conventional techniques are described in detail. The operation 
rules of the synaptic plasticity especially the spike-timing dependent plasticity 
(STDP) are also presented in this section.
Section 1.2.1 Biological Neural Networks
In human cerebral cortex, there are about of the order of 109 neurons properly 
interconnected by synapses of the order of 6x10 in a network. Neurons are the 
elementary processing units in the brain and are typically eight to nine orders of 
magnitude slower than silicon logic gates. However, as a result of the massive 
interconnections and parallelism, the brain compensates for the relatively slow 
operation of a neuron [14]. Inter-neuron communication takes place via action 
potentials induced by the voltage-dependent currents that pass through ion channels in 
the cell membrane. A synapse is an electrochemical contact between biological 
neurons, each of which has three main components, called cell body (or soma), axon, 
and dendrites as depicted in Fig. 1.1.
The soma of the neuron receives the sum of the input currents which arrive at the 
dendrites. Once the membrane potential at the cell body exceeds a certain threshold, 
the neuron generates a millisecond-long pulse, called an action potential or spike. This
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spike is in turn conveyed through the axon, which ends in a number of synapses, to 
the dendrite trees of other neurons. The most common type of synapse is the chemical 
synapse, which functions by converting a pre-synaptic electrical signal into a 
chemical signal and back into a post-synaptic electrical signal. In a chemical synapse, 
the axon of the pre-synaptic neuron is extremely close to the dendrite of the post- 
synaptic neuron.
Fig. 1.1 A biological neuron, consisting of a soma, many dendritic trees, and an axon with many 
axon terminals. A synapse is the junction between an axonal terminal of a pre-synaptic neuron 
and a dendrite of a receiving neuron.
Neural networks learn by changing the strength of the synapses that can be 
differentiated into two categories: Excitatory, where the neurotransmitter increases the 
membrane potential of a neuron; Inhibitory, where the neurotransmitter decreases this 
potential. At rest, the neuron membrane typically has a potential of -65mV. Increasing 
the potential is referred to depolarising since it reduces the negative potential; 
conversely decreasing the potential to the resting potential is referred to repolarising. 
Hyperpolarising is referred to the situation when the membrane potential drops below 
the resting potential, effectively providing a refractory period. Fig. 1.2 shows the 
summation of post-synaptic potentials (PSPs) consequently producing a spike when
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the threshold is exceeded. Note that and t \ 2) are the first and second PSPs
respectively, generated by neuron 1, and 12(l) and t i 2) are the PSPs generated by 
neuron 2 [25, 28, 29],
Membrane
Potential
Fig. 1.2 Spike productions from PSP summation.
Section 1.2.2 Artificial Neural Networks
ANNs, introduced to model functions and performance of the central nervous systems 
in living creatures, represent a promising technology that is rooted in many 
disciplines: neurosciences, mathematics, statistics, physics, computer science and 
engineering [14]. In the most general form, an artificial neural network is designed to 
replicate the way in which the biological nervous systems perform a particular task or 
function. It can acquire, store, and use experiential knowledge to learn from and adapt 
to the environment in real time. ANNs are usually comprised of a large number of 
simple, interconnected processing units that are analogous to biological neurons 
which work in massive parallelism. They are connected together with weighted
6
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junctions that are analogous to biological synapses. The neurons process and 
transform the input signals that can be transmitted to the others. The encoding of 
information in the network is achieved during the learning phase (supervised, 
unsupervised or reinforced), where the synaptic weights existing between the neurons 
are modified in response to external stimuli [14].
Since the introduction of the first ideas and models, ANNs have gone through three 
generations, distinguished according to their computational units [27]. The first 
generation of ANNs focuses on McCulloch-Pitts threshold neurons which can only 
produce digital outputs. These neurons encode information by the presence or 
absence, rather than the shape of the spikes, and successfully give rise to multi-layer 
perceptrons and Hopfield nets. The second generation artificial neurons use the 
continuous activation function and can process information with analog inputs and 
outputs. The neural models are able to integrate training algorithms that are based on 
gradient descent. Typical examples of such ANNs are feedforward and recurrent 
sigmoid networks, and radial basis function networks [27], The outputs of the neuron 
models of the first two generations are viewed as the mean firing rates of biological 
neurons. From a biological point of view, it has conventionally been thought that 
information was contained in these mean firing rates of the neurons.
Input
Signals
Weights
Output
Signal
Fig. 1.3 Non-linear model of a neuron. Xu X2, Xn are the input signals; Wku Wk„ are
the synaptic weights of neuron k; 0k is the threshold; is the activation function; Yk is the 
output signal of neuron k.
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An artificial neural network can be described with a mathematical model shown in 
Fig. 1.3. In this model, synapses are seen as multipliers that modulate the amplitude of 
the pre-synaptic spikes by the weight values of the synapses. The accumulative effect 
of the membrane potential is thought as a summation of the multiplied spikes in time. 
An activation function (step, sigmoid or spike) limits the output of the neuron to a 
finite value. The activation function may also provide the model with non-linearity
[14].
Section 1.2.3 Spiking Neural Networks
Recently experimental evidence has accumulated to suggest that the mean firing rate 
method could not describe brain activity. The main reason is that the reaction times in 
behavioral experiments are too short to allow temporal averaging for the mean firing 
rate. Instead it has been suggested that the timing of single spikes is used to encode 
information [26-29], and the spike-based coding schemes are considerably more 
efficient than the rate code methods [30]. The relative timing of the spikes could also 
encode information in addition to the single spike independently. Synchronized firing 
of neurons allows the brain to perform pattern segmentation, feature binding, and 
figure separation [31, 32]. This has led to the third generation of neural networks, so- 
called spiking neural networks, which is based on spiking neurons as the 
computational elements. A spiking neuron computes by transforming dynamic input 
into a train of spikes rather than rate codes, so allowing the incorporation of spatio- 
temporal information in computation and communications. Networks of spiking 
neurons are proven to be more biologically plausible and computationally powerful 
than conventional formalisms of ANNs [27].
Spiking neurons describe the inputs in terms of single spikes each of which has 
amplitude of the order of lOOmV and a typical duration of 1 or 2ms as shown in Fig. 
1.4. Incoming spikes are weighted and a post-synaptic potential is induced according 
to an impulse response function, which may be composed of a sharp rise and a slowly 
decaying function [28]. The form of the spike is invariant as it propagates along the 
axon. Therefore it is believed that the timing of the spikes rather than spikes
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themselves carries the information. A chain of spikes is normally known as a spike 
train where subsequent to each spike there is a period of time, a refractory period. 
Within this period, another spike cannot be produced, regardless of the input.
Fig. 1.4 Form of a spike, which has amplitude of the order of 100mV and a typical duration of 1 
or 2ms.
The transmission of a single spike from one neuron to another is mediated by the 
synapse where the two neurons interact. When the pre-synaptic spike arrives at the 
synapse, the neurotransmitter which influences the membrane potential of the post- 
synaptic neuron is released. If the membrane potential goes beyond a threshold, the 
post-synaptic neuron generates an output spike and then the membrane potential is 
reset by a refractory response. The degree of the influence on a pre-synaptic spike is 
determined by the type and weight of the synapse.
Section 1.2.4 Spiking Neuron Models
By performing extensive experimental studies on the giant axon of the squid, Hodgkin 
and Huxley [33] succeeded in measuring the ionic currents that can result in action 
potentials in the cell membrane, and illuminating their behavior by using four 
differential equations. In their model, neural activities are described at a microscopic 
level where the ion channels and conductance along with the membrane potential are
9
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considered. The Hodgkin-Huxley model reproduces not only the exact shape of spikes 
but also other physiological properties such as refractoriness and repetitive firing. It is 
a mathematical framework for modeling neural excitability, and an electronic circuit 
is designed to represent these ionic currents [28, 29]. However, Hodgkin-Huxley 
model does not easily clarify the intrinsic behaviors underlying the dynamic 
properties of the model and it is not as popular as some of the other models of 
experimental research due to its complicated nonlinearity and computational expense. 
The simplified two-dimensional neuron models, which are mathematically tractable, 
would provide an intrinsic understanding of the dynamical structures of neural 
excitability and network behaviors [34, 35].
A phenomenological model at a higher level of abstraction, the so-called leaky 
integrate-and-fire (I&F), considers the neurons as a homogeneous unit which 
generates spikes if the total excitation is sufficiently large. It is a simplification of the 
Hodgkin-Huxley model. The leaky I&F model performs the summation of the 
multiplied spikes in time, and will fire a spike when the potential across the 
membrane rises above a threshold value [28]. The cell model basically consists of a 
capacitor in parallel with a resistor, and a threshold device, as shown in Fig. 1.5.
In response to a stimulant current 7(7), the capacitor is charged. The resistor provides a 
pathway for the leakage current which drives the membrane potential to the resting 
potential in the absence of an input current.
The stimulus current 7(7) can be expressed as:
R dt
(1.1)
where v(t) is the membrane potential across the capacitor. Introducing the time 
constant r  of the leaky integrator yields:
T -  = -v(t) + RI(t) (1.2)
dt
If the membrane is stimulated by a constant current 7(7) = 70 and the resting potential is 
at zero, then the membrane potential is:
10
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m
Fig. 1.5 Schematic drawing of the leaky integrate-and-fire (I&F) neuron model, which consists of 
a resistor R in parallel with a capacitor C driven by 7(f). The resistor provides a pathway for the 
leakage current to flow. A threshold device is employed to produce a spike when the membrane 
potential surpasses the threshold, and subsequently the membrane potential is reset to a value 
below the threshold [28).
v(t) = RI0 1-exp (  f - f (1)Y
where f(l) is the time of the first spike occurrence.
(1.3)
For a value of v(t) less than the threshold, 6, no spike can be produced. When v(/) 
exceeds 6, a spike can occur at time P\ which can be found by considering the 
threshold condition:
e = RI, 1-exp tm - t m (1.4)
The inter-spike interval (ISI), T= f(2)-  f(l),can be found by solving (1.4):
T = r  In RI„
RI0 - e
(1.5)
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After a spike is produced at P\ the membrane potential returns to the resting potential 
and the integration process starts again. The leaky I&F neuron fires regularly with 
period T for a constant stimulus current [29].
Section 1.2.5 Synaptic Plasticity
Synaptic plasticity is a form of local learning of neural networks by updating the 
synaptic efficacy either in long term or short term [28, 30, 36]. It is based on 
Hebbian’s postulate which states that where one cell's firing repeatedly contributes to 
the firing of another cell, the magnitude of this contribution will tend to increase 
gradually with time. Synaptic plasticity depends on relative timing of spikes. It has 
been suggested that changing the relative timing of the pre-synaptic and post-synaptic 
spikes can determine whether a synapse is potentiated or depressed [37-39]. The 
synaptic weights between learning neurons are adjusted so that each weight can better 
represent the correlation of firing activity between pre-synaptic and post-synaptic 
neurons. However pure synaptic plasticity is difficult to control, since it endlessly 
strengthens the effective synapses and weakens the ineffective synapses by a positive 
feedback process, resulting in the unstable post-synaptic firing rates. Thus a 
biologically plausible local rule is required to avoid such behavior [40],
Spike-timing dependent plasticity (STDP) is a form of competitive Hebbian learning 
where the post-synaptic neurons are sensitive to the timing of the incoming spikes, 
resulting in competition among the pre-synaptic neurons [36, 40-43]. The relative 
timing of the pre-synaptic and post-synaptic spiking determines the direction and the 
degree by which the synaptic efficacy changes. As illustrated in Fig. 1.6, the choice to 
strengthen or depress the synaptic weight depends entirely on which neuron fires first. 
Long-term potentiation (LTP) occurs if pre-synaptic action potentials arrive before the 
post-synaptic spike and long-term depression (LTD) occurs if post-synaptic firing 
occurs prior to pre-synaptic firing. This learning mechanism has the advantages of 
shorter latencies, spike synchronization and faster information propagation through 
the entire neural networks [40]. It can be used to learn temporal delays with high 
precision and has been used to model visual processing in vision systems [44],
12
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LTP
Fig. 1.6 Schematic of STDP function. Maximal plasticity is produced by short negative or positive 
ISIs.
Section 1.3 Neural Networks in VLSI
Recent development on VLSI systems spans a broad range including semiconductor 
devices, ICs, digital logic, full VLSI systems and its applications. It provides a 
powerful resource for implementing neural systems, and gives rise to a 
multidisciplinary engineering field known as neuromorphic electronics [25, 45-62]. 
This technology, mimicked from the physical properties and information processing 
characteristics of the neural systems, aims to reproduce biological computation by 
translating its anatomy and physiology into custom silicon chips.
Semiconductor devices possess some similar attributes that can facilitate the modeling 
of neural systems allowing the exploitation of the parallelism associated with these 
systems. In both semiconductor electronics and nervous tissue, information is 
manipulated on the basis of charge conservation. Electrons in semiconductor and ions 
in nervous tissue are both in thermal equilibrium with their surroundings, and their
13
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energies are Boltzmann distributed [25, 63]. The fundamental forces causing ion flow 
in biology are the same fundamental forces causing electron flow in a MOS transistor 
operating with low currents [25, 64], The nervous system has mechanisms for long­
term memory and for learning, including synaptic plasticity and neuronal growth [65]. 
Semiconductor electronics also has mechanisms for long-term memory.
Today a wide range of implementation techniques can be chosen for neuromorphic 
hardware: analog, digital, or hybrid design. Special attention is given to the 
adaptability, flexibility, scalability, and great increase in speed over conventional 
computing systems. Analog technique can exploit physical properties to perform 
neural functions and thereby obtain high speed and densities. Since the analog 
versions of the neural operation such as multiplication can be much smaller than their 
digital equivalents, massively parallel neural systems can be efficiently implemented 
by using analog VLSI, giving a potential for real time operation. The use of MOS 
transistors in subthreshold regime enables the systems to operate at lower power. 
Although digital systems can function in subthreshold, analog systems carry more 
information per wire and fewer transistors per operation and thus inherently dissipate 
less power [66]. Furthermore, analog VLSI directly interfaces with the real world, 
eliminating the need for fast analog-to-digital and digital-to-analog converters [25]. 
Digital techniques have the advantages of high programmability, high computational 
precision, and high reliability [69]. A number of powerful design tools and kits are 
readily used for digital full- and semi-custom design [67, 68]. Moreover, synaptic 
weights can be stored and updated on or off chip, determined by the trade-off between 
speed and size [69]. The main disadvantages of digital techniques are the relative low 
computational speed and the large power and area consumption of neural circuits. 
Disadvantages of analog techniques are the sensitivity to noise and interference and 
susceptibility to process variations. The hybrid of the analog and digital techniques 
will be advantageous and suitable for the hardware implementation of neural networks 
[52, 58-60, 62, 69-71]. Using hybrid VLSI circuits enables neuromorphic engineers to 
build dense integrated networks of silicon neurons that run in real time, and to capture 
the computational power and efficiency of biological neural systems.
Early experiments have shown that the elementary operations of the nervous system 
can be emulated by analog circuits for the creation of novel devices. Thereafter a
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number of silicon models of specific areas of the nervous system have been built to 
perform massively parallel signal processing, such as the retina chip [47, 56, 72-76], 
which is modeled after human vision, as well as silicon cochlear [77, 78], auditory 
midbrain [79], motion sensor [23, 80-83], and olfaction chip [84, 85], The silicon 
retina by Mahowald and Mead [47] detects the contours of a moving stimulus, and 
generates only analog output values. The silicon retina by Zaghloul and Boahen [56, 
76], contains a 60x96 array of phototransistors and processing circuits and is able to 
generate spiking outputs that mimic the responses of ON-sustained and OFF-sustained 
retinal ganglion cells. This retina chip is suitable for multichip neuromorphic systems. 
More recently, Koickal et al. [85] presented the analog VLSI implementation of the 
circuit building blocks of an adaptive neuromorphic olfaction chip, with on-chip 
chemosensor array and on-chip sensor interface. Their method integrates an on-chip 
spike time dependent learning circuit to dynamically adapt weights for odor detection 
and classification. Rasche [61] described an adjustable and excitable membrane, 
consisting of spiking units. It is designed to fit into a multichip neuromorphic system, 
and can perform different visual tasks such as contour detection, contour propagation, 
image segmentation, and motion detection [86],
To implement higher levels of processing and cognition such as the models of cortical 
regions, a number of multichip approaches and proper communication protocol 
between chips have been reported [59, 62, 87-90]. These neuromorphic systems use a 
similar design strategy as biological systems: local computations are performed in 
analog, and the results are communicated by using all-or-none spikes [62]. The 
common language of neuromorphic chips is the address-event representation (AER) 
communication protocol [60, 91-97], originally introduced by Mahowald and 
Sivilotti. The protocol employs time-multiplexing to mimic extensive connectivity 
between biological neurons. An address encoder generates a unique binary address for 
each neuron whenever it spikes. A digital bus transmits these addresses to the 
receiving chip, in which an address decoder selects the corresponding location [60]. 
The protocol is asynchronous, with the time that the address appears on the bus 
encoding the spike time directly. Choi et al. [89] proposed a neuromorphic multichip 
implementation of orientation hypercolumns in the mammalian primary visual cortex, 
which consists of a single silicon retina feeding multiple orientation selective image
15
INTRODUCTION
filtering chips [88]. Each chip contains a 2-D array of neurons tuned to the same 
orientation and spatial frequency, but different retinal locations. All chips operate in 
continuous time, and communicate with each other using spike-encoded inputs and 
outputs which are transmitted by the digital asynchronous AER protocol.
Section 1.4 Silicon Neuron
Biological neurons are the basic processing units of the neural networks. Its 
computational behavior can be explained by various spiking neuron models, rather 
than the traditional rate-based models [35]. The conductance-based models, such as 
the Hodgkin-Huxley model, are usually used to capture the detailed biophysical 
dynamics of the neurons. Whereas simpler models such as the integrate-and-fire 
(I&F) model, are sufficient for the case where the realistic and detailed spiking 
mechanisms are not required, and this type of models are widely used for large scale 
network simulations. Many silicon circuits that emulate the spiking neuron have been 
reported in the literature, and analog spiking neuron circuits have been commonly 
used for mimicking low-level neural operation such as sensory occurring in cochlea, 
retina, and the visual cortex. Conventionally silicon neurons have been designed 
according to two major principles: the conductance-based design [48, 98-102], 
faithfully mimicking the nonlinear channel conductance in a real neuron; and the 
phenomenological design [25, 55, 58, 103-105], implementing very simplified neuron 
models.
The former principle is employed to reproduce the electrophysiological properties of 
biological neurons more accurately. The conductance-based neuron circuits can 
achieve the complex behavior that is experimentally observed in living neurons. 
However, this kind of circuits is not suitable for a model based approach since the 
intrinsic characteristics of neurons cannot be easily deduced from a complex network 
with many neural parameters. Moreover, the circuits tend to take up a lot of silicon 
area if the theoretical models to be implemented are incompatible with the 
characteristics of electronic devices, failing to reach the number of spiking neurons 
necessary to be incorporated in system level phenomena. In [48], Mahowald and
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Douglas proposed sophisticated neuron circuits which are analogous to the Hodgkin- 
Huxley model. This approach can yield highly detailed single neuron models, but 
seems to have used many approximations to the underlying dynamics. Dupeyron et al. 
developed multiple integrated circuits to implement a silicon neuron that matches well 
the dynamics of living neurons [98], but inefficient in both size and power. The work 
led to many improved implementations, incorporating both the spike mechanism and 
the adaptation mechanism, such as the implementation of a cortical pyramidal cell 
with about 30 adjustable parameters on a 4mm2 chip in a standard 1.2pm CMOS 
technology [100], and the six-conductance implementation with 5 silicon neuron on a 
4mm2 chip using the same process [101]. A recent publication [102] describes a 
network of silicon inter-neurons that synchronize in the gamma frequency range (20- 
80Hz), which strongly influences neuronal spike timing within many brain regions, 
potentially playing a crucial role in computation. Each inter-neuron, including 
shunting inhibition (conductance-based) and the synaptic delay, requires 22 
transistors. By using the similarities between biological and silicon channels, 
Farquhar and Hasler developed a neuron circuit which accurately models action 
potentials and channel currents of real neurons [64], The circuit requires four 
capacitors and six transistors, which is significantly smaller than systems emulating 
model equations [48], while also closely modeling biological physics.
Although theoretically it might be possible to incorporate all realistic details of 
neurons into the silicon model, one shall have to consider a tradeoff between the 
complexity of individual silicon neuron and the number of neurons on a single die. In 
most cases, building a single neuron is only a step to simulate the interactive behavior 
of a large network of neurons. Therefore it is necessary to minimize the amount of 
detail and reduce the circuit size, in order to allow more neurons to be put on a single 
die.
The phenomenological design is employed to reproduce certain properties of neurons 
that are considered to be especially important by designers. Typical examples of such 
design are I&F silicon neurons, where the spikes are generated whenever the 
membrane potential reaches a threshold. This kind of neuron circuits excludes some 
intrinsic dynamic behavior in the operation of real neurons, such as the refractoriness 
and variable delay. Although the simplified models ignore the detailed time course of
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action potentials, they are widely used for studies on neural coding, and large network 
dynamics. The simple axon-hillock circuit by Mead consists of an integrating 
capacitor connected to two inverters, a feedback capacitor, and a reset transistor 
driven by the output inverter [25]. The membrane potential is implemented as the 
voltage across the integrating capacitor. A spike is generated when the integrated 
voltage exceeds the switching threshold of the first inverter. This circuit is widely 
used in the VLSI realization of neural networks [55]. However, the circuit dissipates 
significant amounts of power since the first inverter spends a large amount of time in 
the region in which both transistors conduct a short-circuit current. A further 
drawback is that the switching threshold of the inverter depends only on process 
parameters, and does not model additional neural characteristics, such as spike 
frequency adaptation or refractory period mechanisms. While Schultz and Jabri 
proposed an alternative approach to implement spike frequency adaptation [103], their 
neuron circuit with an explicit threshold voltage has large power consumption for the 
same reasons as the axon-hillock circuit. A low power neuron circuit without 
adaptation is reported by van Schaik, using an amplifier at the input that compares the 
voltage on the capacitor (membrane potential) with a desired spiking threshold 
voltage [104], When the input exceeds the threshold, the amplifier drives the inverter 
strongly, making it switch very rapidly. Recently more low power adaptive I&F 
neuron circuits have been reported in the literature [58, 105]. These circuits are very 
compact, using approximately 20 transistors, but further reduction is required towards 
biological-scale neural networks in silicon.
Section 1.5 Silicon Synapse
Synapses are connecting junctions between neurons that play an important role in 
development, memory and learning of neural networks [40]. Synaptic dynamics is 
widely believed to be crucial for learning neural codes and encoding spatio-temporal 
spike patterns. Changes in the synapses contribute to memory storage, and the activity 
dependent development of neural networks. Within the human nervous system an 
individual neuron may have 104 associated synapses, and consequently the physical 
space occupied by silicon synapses dominates the neural networks in a single chip.
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Therefore it is an important consideration to design a silicon synapse, used in VLSI 
neural networks, with least area and energy consumption.
Several silicon devices and analog VLSI circuits modeling synaptic functionality have 
been proposed in the past. In the late eighties, Mead proposed a pulsed current-source 
synapse, which can be activated by an active-low input spike [25]. The synapse is 
compact, and has been extensively used in the hardware implementation of spiking 
neural networks [28, 55, 106]. However this synapse circuit cannot distinguish input 
spike trains with same mean firing rates but with different timing distributions, and 
does not produce continuous output signal. While the synaptic circuit described in 
[107] can produce the decaying output current in response to the input spike, by using 
three transistors and one capacitor, but its response depends only on the last input 
spike, failing to reproduce the linear summation of the post-synaptic currents. A 
modified synaptic circuit proposed by Arthur and Boahen [108] has 4 saturated 
transistors operating in subthreshold and a capacitor. In this circuit, the dynamics of 
synaptic output depend on the total number of spikes received, but the linear 
integration cannot be performed. One of its variants, the log domain integrator 
synapse has been proposed [109]. It exploits the logarithmic relationship between 
gate-source voltages and channel currents of transistor in subthreshold. Since the 
synaptic circuit can implement the linear integrator, the same synapse can perform the 
linear summation of the spikes arriving from different neurons. The main 
disadvantage of the circuit is that the spike duration typically lasting less than a few 
microseconds are too short to inject enough charge in the membrane capacitor of the 
post-synaptic neuron. Boahen [74] also presented a current mirror integrator synapse, 
which can generates a mean output current that is saturating nonlinearly with the 
maximum amplitude and increases with the firing rates. However this synapse circuit 
cannot be used to aggregate the post-synaptic currents linearly. The response 
properties of the circuit have been analytically derived for steady state conditions 
[110], and this synapse has been widely used by some neuromorphic projects [111, 
112],
The important characteristic of the biological synapse is the ability of learning by 
modifying the synaptic weight and its adaptability to an unknown environment. Many 
circuits has been proposed for mimicking synaptic plasticity, both on short time scales
19
INTRODUCTION
with models of short-term depression (STD) [113, 114], and on long time scales with 
spike-based learning schemas, such as STDP [115-118]. Chicca et al. [119] presented 
a silicon synapse with short-term adaptation consisting of 14 transistors and two 
capacitors. Two current mirror integrators form the core of the synaptic circuit that 
integrate the input spikes and produce facilitating/depressing signals with different 
dynamics. Their silicon synapse, including the interfacing circuitry, is suitable for 
multichip systems communicated using the AER protocol. However the current 
mirror integrators are sensitive to device mismatch, though there is a possibility to 
improve the reliability by increasing the size of transistors. In [57], a feedforward 
network of silicon neurons with STDP synapses has been developed. The 
implemented learning rule can be tuned to have a moderate level of weight 
dependence. This helps stabilize the learning process and still generates binary weight 
distributions. A more powerful synaptic circuit implementing both long-term and 
short-term plasticity has been proposed [105]. The weight of any synapse in the array 
can be changed by setting the pre- and post-synaptic mean firing rates to appropriate 
values. The STD sub-circuits in the synapses can be activated during or after learning 
to implement local gain control mechanisms and introduce an additional degree of 
adaptation.
However, current VLSI architectures fail to match the scale of biological networks 
because the fundamental building blocks (transistors) require complex circuitry to 
emulate a synapse. A promising approach based on floating gate technology to 
implement the synapse in a single device has been developed [120-123]. Floating gate 
devices are not just the digital memories, but the computational units with analog 
memory and time-domain dynamic characteristics all in a single device. The single 
transistor based synapses provide long-term nonvolatile analog storage, 
multiplication, and local adaptation in silicon: hot-electron injection and electron 
tunneling permit bidirectional memory updates. In [124], Diorio et al. demonstrated 
computation and unsupervised learning in an array of floating gate MOS synapse 
transistors. The learning behavior is described using rules derived directly from the 
silicon-MOS and silicon-oxide physics. The synaptic array can achieve fast 
computation and slow adaptation: The inner product computes in 10s, whereas the 
weight normalization takes minutes to hours. The work presented in [125] 
investigated the weight dynamics of the floating gate /?FET synapse, and derived a
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weight updating rule such that the equilibrium weight value is proportional to the 
correlation between the gate and drain voltages. An 11-transistor automaximizing 
bump circuit has been developed to implement a similarity computation, local 
adaptation, simultaneous adaptation and computation and nonvolatile storage [126], 
This circuit can be used as a core building block for implementing competitive 
learning networks. Although the single transistor synapse is small and is operated at 
subthreshold level, allowing the development of dense, low power silicon learning 
systems, its solid-state characteristics are not compatible with spiking neural networks 
where the time constants associated with the output transient of the loaded synapse as 
well as plasticity play vital computational roles within the neuron cell.
Section 1.6 Overview of the Project
The aim of this project is to develop building blocks for the hardware implementation 
of spiking neural networks. The synapse architectures can be considered to fall into 
two classes. The first class is based on Charge Coupled Device (CCD) technology 
which features low doped substrate regions and thick gate oxides. CCD processes 
allow the formation of relatively long channel transistors which are preferred to build 
the analogue circuit aspects of the proposed approach. The second class can be 
fabricated in standard CMOS process which has the great advantage of very low cost, 
is easily accessible and offers the propensity for usage of the circuit block designs and 
concepts by other researchers.
The project starts with the idea of a two-phase charge coupled synapse which has the 
potential to emulate biological plasticity of the spiking neural networks in hardware. 
Theoretical and preliminary simulation studies show that the proposed silicon synapse 
exhibits a spike characteristic (a sharp rise and a slower decay) akin to biological 
synapses, and the degree of the influence on a pre-synaptic spike is determined by the 
synaptic weight. A full investigation of the proposed synapse is presented which 
serves to demonstrate that the synapse is able to capture a number of intrinsic 
properties of the biological synapses. The slow decay of the post-synaptic potential 
(PSP) in milliseconds is replicated and can be tailored over the range of 0.6ms to 6ms
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to provide realistic PSP dependency. Moreover, the overall relaxation of an activated 
synapse to equilibrium in a few seconds can be thought of as mimicking a refractory 
period, although the biological equivalent normally lasts of the order of milliseconds. 
The structure has two further, major drawbacks however. Firstly the PSP 
characteristic of the synapse depends on the carrier generation lifetime which makes it 
very dependent on the fabrication process. The decay time constant depends on the 
carrier generation rate, that is strongly temperature dependent which may not be a 
major problem given the intended very low operating power levels of the full system. 
A further major disadvantage is that the structure cannot be made using a commercial 
CMOS process making it expensive and therefore unlikely to be adopted by other 
researchers and so is less likely to make an impact on the field. The structure also 
features only a limited number of biological phenomena, namely PSP and refractory 
period. Transient analysis of the MOS capacitor is presented, showing that the 
synapse can only match the pre-synaptic spike train at operating frequencies of the 
order of 1Hz. Therefore there is a need to develop structures to speed up the synaptic 
weight generation process, so as to make the synapse operate in response to the spike 
trains with realistic inter-spike intervals (ISIs) of milliseconds or preferably, much 
shorter. The architectures are unlikely to attain the parallelism of nature so a trade-off 
between parallelism and system speed needs to be used -  that is, to exploit the natural 
high speed performance of electronics.
The next structure investigated, incorporates an additional N+ diffusion, which when 
forward biased, acts as a controlled source of minority carriers to speed up the 
response time, previously controlled by thermal generation. The idea builds on the 
study of the previous proposed synapse which indicated the need for smaller time 
constants and the facility to tune the relaxation of response over a wide range. The 
device is investigated by theoretical and simulation studies. It is concluded that this 
approach can speed up and control the synapse response time by means of minority 
carrier charge injection from the N+ injector diffusion, into the weight storage well. 
Therefore this programmable synapse can implement dynamic operation associated 
with biological synapses by setting the ISIs to microseconds and consequently the 
operating frequencies up to 1MHz.
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To avoid the need for custom design, a further structure is proposed, namely the 
programmable charge coupled synapse. This structure is also designed to incorporate 
facilitation and depression features of a biological synapse. The refresh of the synaptic 
weight charge (potentiation of synapse) is realized by charge injected from a MOS 
transistor operating in subthreshold. By varying the gate voltage of this transistor, the 
refresh time of the synapse is tuneable, enabling the programmability of the synapse. 
This synapse design is compatible with commercial CMOS processing. Transistor 
parameters from the AMS 0.35pm CMOS mixed-signal process are used in the study. 
The correlation between the amplitude of the output spike and the level of charge in 
the storage well, which is used to implement synaptic plasticity, is demonstrated. 
Most importantly, the synapse is able to facilitate over the frequency range 1- 
100MHz.
In addition to the development of synapse architectures using semiconductor devices, 
a neuron cell circuit is proposed and investigated using both theory and PSpice circuit 
simulation. The slow discharge by reverse-biased diode leakage is expected to mimic 
the decay of the membrane potential of biological neurons. For the case of a diode 
with leakage limited by thermal generation, it is feasible to set the decay time 
constants by lifetime quenching. However, the use of a leaky diode, where the leakage 
is limited by Zener tunneling, is preferred as it has very weak dependence on 
temperature. Such zener diodes can easily be formed by using the contacts of the 
source/drain of p- and n-MOS transistors, and limit the voltage levels to be less than 
its ‘breakdown’ voltage. In fact, the use of diodes results in rather long membrane 
potential (order of ms) which mimics nature but do not take advantage of the 
inherently high speed of electronics. Therefore, an alternative approach employing a 
transistor biased into subthreshold is considered to form a leakage path, making the 
decay time constant tunable. Parameters of the AMS 0.35pm CMOS mixed-signal 
process are used to establish Spice ‘breakout’ devices. The output current spikes of 
the synapses are modeled by a piecewise linear current source in Spice. Electronic 
emulation of PSP summation and membrane potential depolarizing/repolarising 
phenomena, as well as the firing behavior, of the biological neuron are observed in the 
simulation, and the effectiveness of the neuron circuit to incorporate an array of 
programmable synapses is verified.
23
INTRODUCTION
mmm
chronological order
Fig. 1.7 Development of the solid-state building blocks for spiking neural networks in 
chronological order.
Section 1.7 Organization of the Thesis
The rest of the thesis is organized as follows. Chapter 2 describes the fundamental 
physics of the basic semiconductor devices employed in this project. In Chapter 3, a 
charge coupled synapse is proposed, with identified characteristics of biological 
synapses. The principles and operation are presented and analyzed with the aid of 
simulation study. Chapter 4 presents the implementation of programmable dynamic 
synapses in single semiconductor devices. Simulation results are presented which 
clearly demonstrate its operation. Chapter 5 develops a low power compact silicon 
neuron cell that accommodates the proposed silicon synapses. The mathematical 
analysis and simulation are presented to support this work. A summary of the thesis 
and suggestions for further work are given in Chapter 6.
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CHAPTER 2 FUNDAMENTALS OF SEMICONDUCTOR 
DEVICES
Section 2.1 Introduction
The semiconductor industry has been one of the most successful on the planet in the 
past few decades. Semiconductor devices are electronic components that exploit the 
electronic properties of semiconductor materials. Integrated circuits (ICs), which 
consist of a number (from a few to millions) of these devices manufactured and 
interconnected on a single semiconductor substrate, are found inside all modern 
electronic appliances and products. Since the invention of the transistor in 1950s, 
manufacturers have been successful in developing ever more complex ICs by making 
the individual transistors smaller and finding ways to combine more of them together 
on a single chip. There has been a regular increase in the computational and 
processing capability of ICs by doubling the number of transistors every two years. 
The fast progress of semiconductor technology provides powerful resources for 
producing brain-like intelligence in VLSI, and the principles of semiconductor 
devices form the basis of the implementation techniques presented in this thesis.
This chapter is intended to provide fundamentals of semiconductor devices which are 
relevant to the work presented in the thesis. In Section 2.2, the principles and electric 
characteristics of the Metal-Oxide-Semiconductor (MOS) capacitor are described, 
together with an experimental study to support the discussion. A brief explanation of 
the operation of the MOS transistor under dc conditions is provided in Section 2.3. 
The Silvaco software package is employed to simulate the MOS transistor. Four of the 
interactive tools will be used: (1) DECKBUILD, the command center of Silvaco's 
interactive simulation environment. It provides convenient way to specify problems, 
run simulations, switch between simulators, extract parameters from simulation 
results, and invoke other Virtual Wafer Fab (VWF) interactive tools. (2) DEVEDIT, a 
device structure editor, can be used to generate a new mesh on an existing structure, 
modify a device or create a device from scratch. These devices can then be used by 
Silvaco 2-D and 3-D simulators. (3) TONYPLOT, a graphical post processing tool for
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use with all Silvaco simulators. It can operate stand-alone, or along with other VWF 
interactive tools such as Deckbuild. (4) ATLAS, a physically based two and three 
dimensional device simulator. The simulation study will predict the electrical 
behavior of specified semiconductor structures and provides insight into the internal 
physical mechanisms associated with device operation. Conclusions of this chapter 
are given in Section 2.4.
Section 2.2 MOS Capacitor
One of the important building blocks of semiconductor devices is the MOS capacitor. 
As shown in Fig. 2.1, it consists of a metal/polysilicon contact, referred to as the gate, 
on top of a thin oxide layer grown on a semiconductor substrate.
Gate electrode
Fig. 2.1 Schematic structure of a MOS capacitor.
The energy bands for each material of a /7-type MOS capacitor are shown in Fig. 2.2. 
In an ideal MOS capacitor, the metal work function 0 m, is equal to the semiconductor 
work function d>si. Therefore, the Fermi level of the semiconductor E? is aligned with 
the Fermi level of the gate, and there is no band bending in any region of the MOS 
capacitor. In addition, the gate dielectric is assumed to be free of any charges and the 
semiconductor is uniformly doped.
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Vaccum Level Evacuum
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Ev
Fig. 2.2 Energy band diagram in each material when separate.
Section 2.2.1 Basic Operations
As shown in Fig. 2.3, there are three different modes of operation in a MOS capacitor: 
accumulation, depletion and inversion, each of which is under a certain bias voltage, 
one below the flatband voltage FFb, one between the flatband voltage and the 
threshold voltage Ft, and one larger than the threshold voltage [1],
Accumulation occurs for the voltages less than the flatband voltage for a /»-type 
substrate. In a MOS capacitor charge neutrality is always preserved. Therefore net 
positive charge g si must be provided in the silicon substrate to counterbalance the 
negative charge on the gate. This is achieved by an accumulation of majority carrier 
holes under the gate. Therefore, the majority carrier concentration is greater near the 
oxide-semiconductor interface compared to the bulk. Under an applied negative gate 
bias, the Fermi level of the gate is raised with respect to the Fermi level of the
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substrate by an amount equal to qVg, as shown in Fig. 2.4(a). While the Fermi level in 
the substrate remains invariant even under an applied bias since no current can flow 
through the device due to the presence of an insulator. The energy bands in the 
semiconductor bend upward bringing the valence band closer to the Fermi level 
indicative of a higher hole concentration under the dielectric.
Accumulation Depletion Inversion
Fig. 2.3 Schematic view of the charge distributions in a MOS capacitor under different 
conditions: accumulation, depletion and inversion.
Depletion occurs for positive voltages for a p-type substrate. The mobile holes are 
repelled from the oxide-semiconductor interface and the ionized acceptor ions are 
exposed in the space charge region. The charge in the depletion region is exactly 
equal to the charge on the gate in order to preserve charge neutrality. With a positive 
gate bias, the Fermi level of the gate is lowered with respect to the Fermi level of the 
substrate [2], As shown in Fig. 2.4(b), the bands bend downward resulting in a 
positive surface potential </>s. Under the gate, the valence band moves away from the 
Fermi level indicative of hole depletion. When the band bending at the surface is such 
that the intrinsic level coincides with the Fermi level, the surface resembles an 
intrinsic material. The surface potential required to have this condition is given by:
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</>s =<t>B = ~~(EFi - E F) = Vt l n ^ 2- (2.1)
q n,
where (fe is the bulk potential; Epj is the intrinsic Fermi level; Ef is the Fermi level of 
the semiconductor; Vt is the thermal voltage; Na is the acceptor density in the 
substrate; n\ is the intrinsic concentration.
Fig. 2.4 Energy band diagrams in a p-type MOS capacitor under accumulation, depletion, and 
inversion.
In the depletion layer, the total charge per unit area Q<\ can be described as:
Qd = ~9NaWd (2.2)
where W& is the depletion layer depth.
Assuming negligible free charge at the interface, integration of the charge density 
yields the electric field in the semiconductor at the interface and the field in the 
oxide fox:
qNawd
qNawd
(2.3)
(2.4)
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The electric field in the semiconductor changes linearly and is zero at the edge of the 
depletion region. The surface potential is obtained by integrating the electric field 
with respect to W&:
4>, = J SJ
2£sj£0
(2.5)
When the surface potential equals twice the bulk potential, the electron density at the 
surface equals Na. This corresponds to the situation where gate voltage is at threshold 
of inversion operation. So the depletion depth is restricted to the range:
Wd = W ^ - , 0 < l <  (2.6)
The relation between the potential across the depletion region and the gate voltage is 
given by the following equation which can be used to derive the capacitance 
corresponding to the gate voltage:
V ,= V r, + $ , - ^ -  (2-7)
OX
Substituting (2.2) and (2.6) into (2.7) gives:
j .  , Sj£ ofisQNa - , , ~ , /-o o\Vg = VFB + <j)s + -----------------, 0 < <j>s < 2<pB (2.8)
^  nY
Inversion occurs when voltages exceed the threshold voltage Vj. Under a larger 
positive gate bias, the positive charge on the gate increases further and the oxide field 
begins to collect thermally generated electrons under the gate. The band bending also 
increases so that the intrinsic energy level at the surface goes lower than the Fermi 
level, as shown in Fig 2.4(c). With the presence of minority carrier electrons, the 
intrinsic surface therefore begins to change into an «-type inversion layer. The 
negative charge in the semiconductor is comprised of ionized acceptor atoms in the 
depletion region and free electrons in the inversion layer. At this point, the electron 
concentration at the surface is still less than the hole concentration in the neutral bulk. 
Thus, this condition is referred to as weak inversion. As the gate bias is increased 
further, the band bending increases. The depletion region becomes wider and the 
electron concentration in the inversion layer increases. When the electron
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concentration is equal to the hole concentration in the bulk, a strong inversion layer is 
formed. The surface potential required for the onset of strong inversion is:
¿ = 2 * ,= 2 K ,1 iÆ (2.9)
So the depletion layer width reaches its maximum value Wdm:
Wdm= I4*«* o h
and the expression for the gate voltage Vg is:
Vg = vfb + 6  - q *+ q* - = vfb+</>s + ac„
where Qmv is the charge in inversion layer.
C„ C„
(2 .10)
(2.11)
The relationship among the surface potential, electric field, and charge can be derived 
by solving Poisson’s equation in the surface region of silicon [3]. By using Gauss’s 
law, the total charge per unit area in the silicon is given as:
Qs,=±P ssi*:oVlqNa + Él_ i
V.
+
i y
2 f
N 2 lya V
j jy ,  _ É l _]
V, j
1/2
(2.12)
At the accumulation condition, ^s<0 and the first term in the square bracket dominates 
when -</)JVi>l. Therefore the accumulation charge density is proportional to 
exp(-^s/2 Ft). In depletion, <f>s > 0 and <j>JVt > 1. Since the term («^/Aa^expi^/Tt) is 
not large enough, faJVi in the first term dominates and the negative depletion charge is 
proportional to <j>s1/2. When the inversion occurs, the («i2/Aa2)exp(^s/Ft) term becomes 
larger than the <j>JVi term. The negative inversion charge density is then proportional 
to exp($j/2Tt).
Section 2.2.2 Capacitance-Voltage Characteristics
The capacitance-voltage (C-V) response is the essential technique to characterize the 
MOS system. The MOS structure is considered as a series connection of two 
capacitors: the oxide capacitance Cox and the capacitance of the substrate CSj.
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In the accumulation mode of the MOS capacitor, a layer of charges is formed by 
majority carriers. Thus the MOS capacitor can be treated as a series connection of 
oxide capacitance and accumulation capacitance:
1 1 J _
C ~ Cox + Cs,
r  -f^ £L 
- d t.
(2.13)
(2.14)
Since the accumulation charge Qsj is exponentially dependent on <js, Csi becomes very 
large for negative values of Vg in the case of /»-type substrate. Therefore the effect of 
Qsi can be ignored, and only the value of Cox will be observed in the accumulation 
region of a C-V plot for both low frequency and high frequency:
CLF = CHF -  Cox, for Vg < VFB (2.15)
In depletion mode, the majority carriers are pushed away from the oxide- 
semiconductor interface and a depletion region is formed. The MOS capacitance is 
obtained from the series connection of the oxide capacitance and the capacitance of 
the depletion layer:
1 1 1  1
r  ~  r  c  cLF HF ox W
(2 .1 6 )
( -r £ s i£  0
' "  w .
(2 . 1 7 )
where W& is the depletion layer width given by (2.6). With the increasing of the gate 
voltage, the depletion width increases. Therefore the depletion capacitance Ca 
decreases and so does the total MOS capacitance.
In inversion mode, the total capacitance does not depend on the gate voltage. In the 
low frequency case, minority carrier generation can follow the gate signal and the 
inversion charge Qmv increase exponentially with gate voltage Vg. Therefore the total 
capacitance in the substrate is much larger than the oxide capacitance Cox. As a result, 
the low frequency capacitance equals the oxide capacitance:
C „ = C „ ,  lorV t ZVT (2.18)
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In the case of high frequency (such as 1MHz), the minority carrier generation cannot 
follow the ac signal, but can follow the dc bias. Thus only the depletion capacitance 
affects the measured capacitance and the MOS capacitance is obtained from:
CHF = 7 L + 7 L ' fo rF « - Fr
(2.19)
£ s i £ 0
dm w
n  dm
(2.20)
where W&m is the depletion layer width at threshold, given by (2.10).
Section 2.2.3 Deep Depletion Capacitance
When the gate voltage is ramped very fast from flatband to threshold and beyond, the 
MOS capacitor operates in the thermal non-equilibrium state, namely deep depletion. 
The majority carriers are repelled over the depth of the depleted space charge region 
in a short time, the dielectric relaxation time Treiax= fis^o/c where a is conductivity and 
esi£0 is permittivity. The value for Treiax is about 10'10s for the doping levels used in this 
work. The depletion layer width then goes beyond its maximum equilibrium value, 
and the inversion layer is not formed at this time. Consequently the device is restored 
to equilibrium through thermal generation of electron-hole pairs, provided that there 
are no other sources of minority carriers [4],
The capacitance depends on the gate voltage and the inversion charge Qim as:
C LC(t) =
l + :
2(Vg - V FB+Qjni(t)/C ox)
(2.21)
where V0=q£si£bNa/Cox2. Solving (2.21) and differentiating with respect to t yields:
dV„ 1 dQ,m q£s,£oN a dC
dt CL dt C3 dt
(2 .22)
Since Vg is constant for the pulsed MOS capacitor, dVg/dt=Q and the thermal 
generation rate can be derived from (2.22) as:
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dQim qs„e0N a dC (2.23)
dt C3 dt
In MOS capacitors, the occurrence of deep depletion is linked to the carrier lifetime. 
Therefore the capacitance-time measuring technique is generally used to determine 
either recombination or generation lifetime [4]. The basic method proposed by Zerbst 
in 1966 involves a ‘Zerbst plot’ [5], where the vertical axis is proportional to the 
generation current and the horizontal axis is proportional to the generation width, 
easily extracted from the measured capacitance. It takes a few seconds for MOS 
capacitors with a long lifetime to relax to thermal equilibrium, whereas relaxation 
time of the order of milliseconds may be required for the MOS capacitors with a short 
lifetime. Further theoretical analysis and simulation study are presented in the context 
of the solid-state synapse in Chapter 4.
Section 2.2.4 C-V Measurement and Parameter Extraction
The C-V analysis is illustrated by a short experimental study. The measured MOS 
capacitor was fabricated on «-type wafer. The diameter of the gate area is 2mm. The 
experiments were carried out on the C-V rig in the clean room. The high frequency 
characteristic is measured by superimposing a small ac signal on the dc gate voltage. 
The gate bias from -5V to 5V with 0.05V step is set at the frequency of 1MHz. The 
experimental result is shown in Fig. 2.5. The maximum value of capacitance Cmax 
which is in the accumulation region of a C-V plot is 1.696xl03 pF, and the minimum 
value 273 pF is in the inversion region.
(A) Extraction of oxide thickness
The measurement enables the oxide thickness to be extracted from:
where Cox is the capacitance per unit area and A is the capacitor area. Substituting the 
experimental values and parameters, the oxide thickness is obtained: t0x=64nm.
(2.24)
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Gate Voltage (V)
Fig. 2.5 C-V characteristic of the MOS capacitor with 2mm gate diameter.
(B) Extraction of doping density
In inversion, the minimum capacitance is given by the series connection of the oxide 
capacitance and the capacitance of the depletion layer. Since the oxide capacitance 
equals to the maximum measured capacitance, the minimum capacitance is derived:
1 1
Cmin Cmax j
(2.25)
Substituting (2.20) and (2.10) into (2.25) gives:
_ L =_ L +1 I
Cmin Cmax A £sl£0qNd
(2.26)
• • 15 3Hence, by solving the above equation the doping density A(j=2.49xl0 cm' was 
obtained.
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(C) Extraction of flatband capacitance
The work function of an aluminum gate &m is 4.1eV. The work function of an «-type 
semiconductor &s, is:
cD . -  y + ^ - - a F h Æ  = 4.3eF (2.27)
Sl Â 2 H n,
Thus, the flatband voltage is:
VPR = = -0.2V  (2.28)rl3
q
The ideal C-V curve with F f b  = 0 is plot in Fig. 2.5, and the measured capacitance at 
flatband voltage is: CFB=1420 pF.
(D) Extraction of oxide charge
The oxide is a high quality insulator, however it contains both positive and negative 
electric charges in practice. These parasitic oxide charges cause simple linear shifts of 
the C-V characteristics along the voltage bias, but the overall shape is not distorted 
since oxide charges are not bias dependent. The positive charge causes the 
characteristics to be shifted to the left, while negative charge results in right-shift. The 
positive charges are typically positioned close to the oxide-semiconductor interface of 
the MOS capacitor, whereas negative charge is usually due to electrons trapped within 
the bulk of the oxide. The net oxide charge density is therefore expressed as:
C A V  C A V
n„„ = ■
q q qA
where AFis the shift of the C-V plot, usually taken at the mid-gap point.
(2.29)
At mid-gap, the surface potential <f>s calculated by (2.1) is 0.31V, and the mid-gap 
capacitance Cmg obtained from (2.16) is 1.76x1 O'4 F/cm2. Therefore, in the experiment 
the applied gate voltage kg experiment at Cmg is -1.25 V. The ideal gate voltage kg,ideal at 
Cmg can be calculated by (2.8). Hence, the oxide charge density is:
n = E°x£o(VgJdea' ~ Vg’exPerimenl^ 6 .2 S x \ O n cm-2 (2.30)
ox t q
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It is worth noting that the analysis given here is relevant to the shift in threshold 
voltage associated with charge stored on a floating gate; a concept that is relevant to 
the charge coupled synapses to be presented later.
(E) Surface state effect
Surface states are the electrically active states resulting from the disruption of the 
periodicity of the lattice at the semiconductor surface. These states within the band 
gap are typically donor-like in the lower part of the band gap and acceptor-like in the 
upper half. Donor-like states are neutral when occupied with electrons and positive 
when empty. Acceptor-like states are negative when occupied with electrons and 
neutral when empty of electrons. These states will result in an increasing right-shift of 
the C-V plot for gate voltages above mid-gap and left-shift below mid-gap, as the gate 
voltage is swept from the accumulation region to depletion and inversion region. The 
surface states affect the measured capacitance only at low frequency as there is time 
for their occupancy to follow the ac signal.
Section 2.3 MOS Transistor
The MOS transistor is at the core of the VLSI technology. The basic structure of an n- 
channel MOS transistor is shown in Fig. 2.6. It differs from the MOS capacitor in that 
two N+ regions (source and drain) are formed into the ¿»-type substrate. Therefore in 
inversion the minority carriers are immediately supplied by the source and drain. The 
channel is the surface region under the gate oxide between source and drain, and is 
critical for current conduction in a MOS transistor. The mobile carriers can follow the 
gate-source voltage. When the gate-source voltage is zero, the p -type surface is either 
in accumulation or depletion and no current flow in the channel. When the gate- 
source voltage Vgs exceeds the threshold voltage VT an inverted channel is formed, 
and an electron current will flow in the channel if there is a voltage difference 
between source and drain.
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Fig. 2.6 A schematic cross section of MOS transistor, operated in the linear region (low Kds).
Section 2.3.1 l-V Characteristics
In order to derive an analytical solution for the drain current, the inversion layer 
thickness is assumed to be zero. The surface potential for inversion condition is:
¿ = 2  </B+V(y) (2.31)
where V(y) is the electron quasi-Fermi potential along the channel with respect to the
Fermi potential of the source. The depletion charge density is then:
Qd = ~qNaWdm = - p s sis 0qNa(2</>B +V) (2.32)
The inversion charge density is:
Q „ = Q„ - &  - -c„ (r„ - 2, K - y -) + f a w N . M . + r ) (2.33)
The drain current can be expressed as:
Ib,= ^ ) [ -Q U K W  (2-34)
L 0
where ¡i is the mobility, W is the channel width, and L is the channel length.
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Substituting (2.33) into (2.34) and carrying out the integration give:
I  ds ~  » C 0
w
( v „ - 2  K - V-A -V fB )V d,
[ ( 2 ^ + ^ ) 3/2- ( 2 ^ ) 3/2]
3C„
(2.35)
The above equation indicates the basic I-V characteristics of a MOS transistor. For a 
given Fgs, the current 7ds first increases linearly with the drain voltage Fds, then levels 
off to a saturated value [3].
Section 2.3.2 Linear Operation
When Fds < Fgs- Ft, the MOS transistor operates in the so-called linear region and 
(2.35) can be simplified as:
W
Ids=MCox- (v -v  V ~—vV g s  V T Ì V ds 2  Y i (2.36)
where m is the gate channel coupling:
m = 1 +
Cdm
C„
(2.37)
and Cdm is the depletion capacitance at threshold, given by (2.20). FT is the threshold 
voltage of the transistor given by:
VT = l(j)B + a/4^ 0  qNah
c„
■+vlFB (2.38)
The drain current as a function of gate voltage at low drain voltage is obtained by 
Silvaco simulation and shown in Fig. 2.7. The threshold voltage Ff can be 
approximated from the extrapolated intercept of the linear portion of the curve.
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Fig. 2.7 Ia,-Vgs characteristic of a MOS transistor at low drain voltage (Kd,=0.1V), simulated in 
Silvaco. 7Va= 2.12xl017 cm'3; tox=16nm. VT is determined by the linearly extrapolated intercept.
Section 2.3.3 Saturation Operation
As shown in Fig. 2.8, with the increase of Vds the drain current 7ds follows a parabolic 
curve until a saturation value is reached:
1 ds 1 sal ox
W (Vgs- V T)2
L 2m
(2.39)
Note that the depletion charge is neglected in this case. Beyond the saturation point, 
the increase of the current is due to the reduction of the effective channel length with 
increased Vds■ Therefore the saturation current is usually modeled by multiplying 
(2.39) by the factor ( l W ds), where X is the channel length modulation factor.
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Fig. 2.8 IAs-VA% characteristic of a long channel MOS transistor for different gate-source voltages. 
Physical parameters in Silvaco: 7Va= 2.12xl017 cm 3; iox=16nm.
Section 2.3.4 Subthreshold Operation
When Vgs is below VT, the MOS transistor is said to be in the subthreshold region. The 
inversion charge density follows an exponential dependence on </>s, and the channel 
conductance is dominated by the diffusion current. From (2.12), the charge density in 
silicon is obtained by keeping only the significant terms in the square bracket:
Expand (2.40) into a power series, the first order term gives the inversion charge
1/2
j_ e(A-0/Y, (2.40)
density:
(2.41)
50
FUNDAMENTALS OF SEMICONDUCTOR DEVICES
The drain current in the subthreshold region is obtained by substituting Qinv into 
(2.34) and carrying out the integration:
W V?n] 
L N lIds=M
jjv , (1- -vd,/vi ■
\s t,SoqNa
2 4>,
(2.42)
where </)$ can be expressed as a function of gate-source voltage using (2.8). If we 
assume that </>s is slightly deviated from 2(fe [6], (2.8) is simplified as:
Vgs =Vt + m(0s -  2</>B) (2.43)
Substituting (2.43) into (2.42) yields the subthreshold current as a function of Vgs:
(2-44)
L
Note that the final term reduces to unity for Fds>3 Vt.
Section 2.4 Conclusions
In this chapter, relevant fundamental aspects of semiconductor devices have been 
described. The operation of the MOS capacitor was reviewed, together with 
associated C-V measurement results and the extraction of some important parameters. 
The principles of the MOS transistor were also described in this chapter.
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CHAPTER 3 CHARGE COUPLED SYNAPSE
Section 3.1 Introduction
A  synapse is an electrochemical contact between neurons typically consisting of 
soma, axon, and dendritic trees as shown in Fig. 3.1. It constitutes the core processing 
unit within neuron cells. According to the synaptic weight, the spike emitted by the 
pre-synaptic neuron i is modulated to produce a time decaying output signal, 
commonly known as a post-synaptic potential (PSP) which will be transmitted to the 
post-synaptic neuron j. Due to the loading effect associated with the post-synaptic 
membrane, the rise and fall time constants of PSP are significantly different. A 
refractory period where another spike cannot be produced is present after the pre- 
synaptic neuron fires. Therefore, synaptic plasticity that modulates the impact of a 
PSP on the post-synaptic input, together with PSP associated time constants that 
closely mimics the charging/discharging processes associated with real spiking 
neurons, are essential learning characteristics and are taken into account in the 
proposed hardware implementation.
Fig. 3.1 Schematic drawing of a fragment of biological neural networks. The neuron i spikes and 
goes into a refractory state.
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In this chapter a charge coupled synapse for spiking neural networks application is 
presented. In this endeavor, there are two major issues to be addressed: the synaptic 
device structure and the spiking behavior of the charge coupled synapse. The 
proposed silicon synapse is based on a two-phase charge transfer device with 
associated localized memory capability. The weighting functionality can be integrated 
into the first stage by means of a floating gate. A pre-synaptic spike to the second 
phase allows the charge under the first gate to drift onto the output terminal, which 
constitutes the interface with the point neuron, to produce a current or voltage spike.
The correspondence between the fundamental semiconductor processes and the 
required biological functionality is illustrated by theory in this chapter. The basic 
principles of the charge coupled synapse are demonstrated to exhibit a spiking 
characteristic of biological synapses. Issues related to the analytical modeling of the 
charge transfer and associated spike generation are investigated by using the Silvaco 
software package. The device simulations prove that the proposed synaptic device is 
able to capture the intrinsic dynamics of the biological synapses in spiking neural 
networks.
The rest of the chapter is organized as follows. In Section 3.2, the basic structure and 
design principles of charge coupled synapse are presented. Section 3.3 describes the 
voltage-dependent implementation of weight generation of the synapse. The charge 
transfer operation of the charge coupled synapse which mimics the weighting 
functionality of biological synapses is analyzed and modeled in Section 3.4. Section 
3.5 deals with a description of the floating diffusion output stage of the synapse. In 
Section 3.6, the simulation results of the synaptic device are analyzed with the aid of 
the theory presented in the previous sections, and the biological behaviors are 
identified. Discussion and conclusions are given in Section 3.7.
Section 3.2 Charge Coupled Synapse Model
The proposed charge coupled synapse shown in Fig. 3.2 comprises a floating gate 
integrated into a two-stage charge transfer device with a heavily doped output
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terminal. The two MOS capacitors (Cl and C2) are in close proximity, the first having 
charge storage capability and the second serving to 'clock' its reading. The synaptic 
weight is represented by the stored charge with associated voltage Fji on the floating 
gate of the first capacitor where the charge would be added or removed through a 
tunneling process using well-established, read-only memory cell technology. The 
synaptic weight can therefore be updated by engineering the correlation between the 
pre-synaptic and the post-synaptic signals. The MOS capacitor C2 is controlled by the 
pre-synaptic spike V\ which releases the weight charge packet gw causing it to be 
dumped onto the output terminal. The device described here is an «-channel 
(excitatory synapse) but in practice a /»-channel (inhibitory synapse) would be 
required since the weight charge stored is likely to be electrons on the floating gate 
electrode so the charge packet will be formed of holes. For ease of description we 
consider the charge slug to be formed by electrons and the models presented here are 
equally valid for /»-channel operation with appropriate change of signs.
Floating 
Gate v
Fig. 3.2 Excitatory charge coupled synaptic model comprising two MOS capacitors (Cl and C2). 
An input pre-synaptic spike causes the weighted inversion charge to be dumped onto the output 
terminal. Output signal for different cases: (a) electron current spike for a positive power supply; 
(b) post-synaptic potential for a floating diffusion output node.
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Charge detection occurs at the output terminal. This could be achieved by a positive 
bias or the gate of an MOS transistor such that the output terminal ‘floats’. In 
conventional ‘floating diffusion’ output scheme of CCD technology, the dc bias is 
applied via an MOS transistor connected to the supply rail; that is, the transistor is 
switched synchronously with the C2, to apply and then remove the bias. A floating 
node can also be realized by connecting the output directly to the summing circuit. 
Referring to Fig. 3.2, in the first case, (a), the output electron current induced by the 
arrival of the (negative) charge is depicted. In the second case the bias is applied to 
output terminal via an MOS transistor, which is then switched off. The output will fall 
as the (negative) charge arrives but will relax over a much longer time duration 
because the charge can only be removed through the leakage current of the reverse- 
biased diode formed by the output terminal and substrate. An alternative approach that 
precludes the need for this bias circuitry is developed in Section 3.5. This approach 
relies on the capacitor divider effect to provide the 'self-bias' at the output terminal.
Section 3.3 Voltage-Dependent Synaptic Weight
In the first MOS capacitor C l, the weight charge packet <9W stored at the oxide- 
semiconductor interface directly reflects the positive weight voltage Vn associated 
with the charge stored in the floating gate. In order to illustrate the principle of the 
proposed structure in detail, a simplified structure (floating gate is omitted) shown in 
Fig. 3.3 is considered. It is assumed that the gate of the first MOS capacitor Cl is 
fixed at the weight voltage V^ .
As described in the standard MOS theory [1], when a small V]t (Fj^ F fb) is applied, 
the MOS capacitor works in the depletion state. The mobile holes are repelled from 
the interface into the substrate, and the fixed ionized acceptors are exposed. With the 
increase the voltage Fji, the oxide field begins to collect thermally generated electrons 
under the gate and the intrinsic surface begins to change into an «-type inversion 
layer.
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Fig. 3.3 A physical illustration of the weight charge packet Qw in the charge coupled synapse 
(floating gate is omitted), in terms of the surface potential controlled by the weight voltage Vy,; 
The weight charge packet is stored locally due to the presence of the potential barrier between 
the MOS capacitors Cl and C2.
When the voltage Fjj is greater than the threshold voltage Vr:
VT — VFB + l(j)B +
c
(3.1)
where FFb is the flat-band voltage; is the bulk potential; Na is the doping density of 
the substrate; Cox is the oxide capacitance per unit area; q is the electronic charge, eSi 
and so are respectively the semiconductor dielectric constant and vacuum permittivity, 
the MOS capacitor can operate in weak or strong inversion. The negative charge 
comprises of ionized acceptor atoms in the depletion region and free electrons which 
come from the thermal generation of electron-hole pairs in the depletion region. Note 
that the thermal generation process is rather slow especially for a well-treated 
semiconductor material. In strong inversion, the weight voltage Vj, enables a linear 
change of the inversion layer charge packet Qw with charge stored on the floating 
gate. The MOS capacitor achieves the strong inversion state when the electron
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concentration at the surface is much higher than the acceptor concentration. By 
ignoring the depletion charge, the inversion charge per unit area can be written as:
Qr = K - Vr)*C, (3.2)
Alternatively, from Gauss’s theorem and Poisson’s equation the relationship between 
the weight charge density gw and the surface potential at the silicon-oxide interface 
0S\ is obtained from (2 .12 ) as:
Qw = Go exp
V 2  V , j
(3.3)
where g 0 = 2 qerie0V,n,
N„
Vt is the thermal voltage (-0.026V at 300K); rn is intrinsic
carrier concentration and other symbols have their usual meaning.
Section 3.4 Synaptic Weighting Process
Consider the case with a charge packet gw underneath the first floating gate capacitor 
Cl where the surface is strongly inverted, as shown in Fig. 3.3. The pre-synaptic spike 
controls the gate of the second MOS capacitor C2. A fast rise time pre-synaptic signal 
V, then arrives at the second input MOS capacitor driving it into the deep depletion 
state.
Now it is necessary to develop a relationship between the pre-synaptic spike V\ and 
the surface potential </>& of the MOS capacitor C2. Following the approach of Section 
2.2.1, the relationship for the gate voltage V\ and the surface potential <f>S2 can be 
expressed as:
V,=Vfb+4. 2 +
p £ si£0q N J s2
C L
(3.4)
If the electrodes of MOS capacitors Cl and C2 are sufficiently close together such 
that their depletion regions interact, the weight charge packet gw can be transferred
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from Cl to C2 due to the larger surface potential of C2 compared to Cl: 0S2 > 
Therefore rewriting (3.4) yields:
V, = V,FB + Qsl +
p s sis0qNJ_f]_ + Qw
c„ c„ (3.5)
By solving (3.5), an expression for the surface potential </>S2 in terms of the applied 
voltage V\ and weight charge gw is obtained:
(3.6)
where V, = V, -VF,  -  and V2 -  .
^ox ^ox
The deeper surface potential well formed in the silicon under the second gate, causes 
the charge packet gw to start transferring from the first capacitor to the second and 
subsequently to the output terminal, which controls the membrane potential of the 
post-synaptic neuron. During this transfer process, the lateral charge profile in the 
charge coupled synapse will not be uniform as demonstrated in Fig. 3.4.
The charge motion takes place due to three physical mechanisms, namely self-induced 
drift, fringing field drift, and thermal diffusion [2-4], Two sources of the electric field 
act on the charge packet: the self-induced field & due to the distribution of the mobile 
charge itself and the fringing field & due to the externally applied potentials on the 
electrodes. The treatment here follows closely that of [2-4], Therefore, the current 
density in the charge coupled synapse can be written as three terms:
dnu, (x,t)J  = -fjn w (x, t)%s (x, t) -  /m w (x, t)%F (x, t ) - D ---- ------  (3.7)
ox
where n^{x,t) is the weight charge density per unit area in the storage well; x is the 
direction of charge propagation along the interface; D is the diffusion coefficient 
appropriate to the surface; fi is the surface mobility.
The transport equation will be based on the divergence equation for current:
dnw (x, t)
dt (3.8)
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Fig. 3.4 A physical illustration of the synaptic weight transfer process in terms of the variations of 
the surface potential controlled by the pre-synaptic spike Vr The weight charge packet seeks 
deeper potential well and is transferred toward the output terminal when a pre-synaptic spike is 
applied.
Combining (3.7) and (3.8) gives the basic continuity equation for the decay of charge 
in the charge coupled synapse:
8riw^ X,t)  = H ^-[nw (x,t)4s {x ,t)]+ fi^-[nw(x,t)£F(x,t)]+D  8 (3 .9)
at ox ox ox
By using the Einstein relationship between diffusion and mobility:
kT
D = / i —  (3.10)
q
where k, T  and q are the Boltzmann's constant, absolute temperature, and electronic 
charge. Then, one reaches this equation:
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In order to get an approximated analytical solution to the above equation, it is 
convenient to consider the three transfer mechanisms separately.
Section 3.4.1 Self-induced Drift
The weight charge packet gw leaving the right hand side of the MOS capacitor Cl 
will cause an associated local increase in surface potential such that the potential will 
vary with lateral distance x. Essentially the charge transport itself induces a lateral 
electric field. The potential variation associated with the self-induced field, which 
dominates the transfer process, is shown in Fig. 3.4.
By taking the gradient along the interface of the surface potential <j)s\ of C l, the 
magnitude of the self-induced field & can be obtained since <j)s\ is a function of the 
weight charge density. The surface potential under the first gate can be written as:
where $¡1,0 is the surface potential with no electron at the interface, given by:
where W&\ is the depletion layer width of MOS capacitor C l. Note that the depletion 
capacitance Cai has been neglected since it is much bigger than the oxide capacitance
Ai (*,■0  = </s\,o — nw (x,t)
^  /«Vox
(3.12)
= 2<fB = 2Vt In—-  
n,
(3.13)
OX-
The self-induced electric field & under the first gate is then:
(3.14)
Thus, the current density per unit length due to the self-induced field is:
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J  = - /m w(x,t)
q dnw (x,t)
C„ ôx
(3.15)
The transport equation is given by:
dnw (x ,t) 
dt C „  ô x
(*,0
ÔX
(3.16)
This is in the form of diffusion equation:
dnw (x, t) _ d 
dt dx
where A f f  = nqn^{x,t)IC0X is a function of charge concentration. Therefore, the charge 
transfer process due to the self-induced electric field can be treated as a simple 
diffusion-like process.
A ,
dnw (x ,t) 
dx
(3.17)
Comparing the coefficient A f f  with thermal diffusion constant D :
D e ff _ q2nw (x, t)
D kTC„
(3.18)
It can be concluded that for a filled potential well, A f f  is much larger than D, and the 
charge transfer process due to the self-induced field is much faster than thermal 
diffusion [5]. An expression for the effective transit time is obtained by the analytical 
solution of (3.11):
L2Co.
hQw
r
Qw
{ Q f
-l (3.19)
where L is the distance between the centres of the two electrodes (see Fig. 3.4); // is 
the average carrier mobility; Qf is the final charge remaining in the storage well. 
Therefore, the total charge remaining under the first gate will decay according to the 
following expression:
0/(0 = Q w L2C m
L Cox + HQwtsid
(3.20)
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Section 3.4.2 Thermal Diffusion
Once the self-induced drift coefficient £>eff is smaller than the thermal diffusion 
constant D, the level of charge in the storage well (under the first gate) is less than the 
average concentration due to the dopant; that is when:
D C
Qf < ^  (3-21)
For this condition, the charge transfer process becomes to be dominated by the 
comparatively slow thermal diffusion aided by the fringing field drift. In our case, this 
corresponds to a low concentration of charge which is essentially outside the 
operational dynamic range.
The charge transfer due to the thermal diffusion alone can be determined by means of 
Fourier analysis of the charge profile. The analysis of the thermal diffusion process 
shows that for an initially uniform electron concentration «w.o, the profile n^(x,t) 
remaining under one electrode has the asymptotical expression in time:
( an w ( x , t )  = cos
n
n
2L'
f  7I2D  Nx exp
V 4L1
(3.22)
The total number of electrons remaining at time t is:
, .  8 
n W (0  — 2 n W,0 eXP
7T
(  n^D_ ^
4L2
(3.23)
Aside from a small amount of charge that decays very quickly, the decrease of the 
total charge due to thermal diffusion is exponential with time constant:
4 L2
7  TD ~  'n 2fxV,
(3.24)
As shown in Fig. 3.5, the charge transfer process finishes up with the loss of a small 
amount of charge and the re-establishment of the potential barrier. Note that Fig. 3.5 
still represents a non-equilibrium condition. The overall relaxation of the system is a
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result of thermal generation of electron-hole pairs under the electrodes. This is 
considered in Chapter 4.
Fig. 3.5 A physical illustration of the charge profile at the end of the charge transfer process. A 
fragment of the charge packet is lost in the storage well of the MOS capacitor Cl.
Section 3.4.3 Fringing Field Drift
Due to the coupling of the electrostatic potential caused by the interaction between 
adjacent electrodes, the fringing field is present during the charge transfer process 
even when the charge concentration is low, and has the same direction as self-induced 
electric field. A simple estimate of the fringing field is given by Carnes et. al. [2]. The 
magnitude of this fringing field is determined by both an approximate analytical 
technique and computer simulation. The empirical formula which permits rapid 
calculation of the minimum fringing field is:
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Ï f = 6-5
CoAV 5Wd2/L  
L2 [5ÎVd2 IL  + 1
(3.25)
where AV  is the voltage difference between the adjacent electrodes; is the width 
of the depletion layer in the centre of the MOS capacitor C2. Note that the fringing 
field is larger for thicker oxide, smaller electrode length and greater clock swing. For 
larger electrodes (several microns), useful fringing fields require rather thick gate 
oxide, typically 50nm-100nm, but considerably thinner oxides are appropriate for 
scaled devices. In a certain range of electrode lengths and substrate doping levels, the 
single carrier transit time, which is the time a single carrier would require to drift from 
one end of the electrode to the other under the influence of a fringing field, is small 
enough to indicate that fringing field drift may greatly aid the transfer process.
The transfer of charge from one potential well to another is the most important factor 
affecting both the speed of operation and the efficiency attainable in the charge 
coupled synapse. In the absence of a fringing field, the self-induced drift dominates 
the transfer of most of the charge, and thermal diffusion is responsible for the transfer 
of the last few percent of charge [6]. By considering just the self-induced drift 
process, one can conclude that reasonable transfer efficiencies could only be achieved 
by transferring just a portion of the charge [7],
Section 3.5 Floating Diffusion Output Stage
Since charge in the inversion layer of Cl can only be established through thermal 
generation of electron-hole pairs in the associated depletion layer, the lateral drift of 
weight charge packet gw will result in a transient current/voltage (or spike) at the 
output, as the density of charge in the inversion layer diminishes with time. Hence, 
the output of an unloaded synapse will exhibit a spike shape characteristic whose 
magnitude is affected by the density of charge in the inversion layer, and 
consequently the magnitude of Vjt through the relationship Qw==C0X(V]-V t)- This 
correlation between Vp and gw can be used to mimic synaptic plasticity and results 
will be presented later in support of this assertion. Furthermore, immediately after the
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charge has transferred, the charge coupled synapse is in a state of non-equilibrium 
with deep depletion conditions under the gate of Cl and C2 and the output node. The 
overall relaxation to equilibrium can be thought of as mimicking a refractory period 
and this is dominated by the slowest time constant which is associated with the deep 
depletion conditions on the MOS capacitors Cl and C2.
Consider the case where the output signal from the charge coupled synapse is detected 
at the floating diffusion structure as follows. Referring to Fig. 3.6, the capacitor 
divider effect of the series combination of the overlap capacitance, Cov and the 
floating diffusion, CFn, is exploited such that a positive potential is induced on the 
floating diffusion node (FDN), by the fast rise time pulse at the second electrode. 
Note that the output/substrate junction is driven into reverse bias and this is also a 
non-equilibrium dynamic condition. The capacitance between the FDN and the 
substrate, Cfn, is dependent on the length of FDN region Zfn- The coupling 
capacitance, Cov, is a function of the length of overlapping between the FDN and the 
second gate Zov. The capacitance Cfn can be reduced, by reducing the FDN length ZFn 
to the minimum feature size, to provide the necessary 'self-bias' at the output. This 
approach precludes the need for bias circuitry and maintains the highly compact 
nature of the synapse with a commensurate reduction in power consumption.
Therefore the pre-synaptic spike Fj to the second gate causes a significant increase of 
the potential, in tandem with the surface potential induced in the second MOS 
capacitor C2. As soon as the deeper potential well is formed under the second gate, 
the weight charge packet g w is transferred onto the FDN region, where it is converted 
into a voltage [8]. Therefore the potential on the FDN is decreased. Dumping the 
charge g w onto the FDN with capacitance CFn produces an associated voltage 
change:
AF = r j-^ ~  (3.26)
Cfn
where rj is the transfer efficiency.
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Fig. 3.6 Schematic diagram of the charge coupled synapse, showing the equivalent circuit of the 
floating diffusion output stage. The output is connected to the gate of a transistor, represented by 
a capacitor.
The collection of charge relies on the natural capacitive coupling from the gate of C2 
to the FDN. For a voltage on the second gate, V\, the voltage coupled onto the FDN 
can be estimated as:
where
and
V =V’  F N  r  i cov + CFN (yFN )
C  - £°*£o WT
^  o v  ™
c qNa£si£0 -WLrFN p(ybl+vFN)"~FN
(3.27)
(3.28)
(3.29)
Equation (3.27) constitutes a quadratic equation which is complicated to solve due to 
the presence of the built-in voltage, ¥&. It is easiest to substitute a value for Ffn and 
hence obtain a corresponding value for V,; Ffn can then be adjusted until the desired 
value of V\ is obtained.
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The transient voltage appearing on the FDN will then be:
Vo(0 = VF„ ( t ) -A V (0 (3.30)
where AV(t) is given by (3.26).
The form of the transient voltage on the FDN is illustrated schematically in Fig. 3.7. 
The fast rise time is dictated by the dielectric relaxation time for majority carriers in 
the FDN and substrate. The falling edge of the spike is dictated by two processes: the 
arrival of the electron charge packet with a short time duration rn, and the subsequent 
relaxation of the voltage by leakage in the diode formed by the FDN and the substrate 
with time duration to-
Fig. 3.7 Schematic illustration of the FDN potential.
By considering the drift due to the self-induced field [4], the characteristic time tfi for 
the transit through the charge coupled synapse is estimated by (3.19). The relaxation 
time T{2 can be found by considering the leakage of charge from the one-sided abrupt 
FDN/substrate diode due to the thermal generation process:
V I
0  rn Transient Time
(3.31)
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where y ,
wA k )
(3.32)
The leakage current /ieak can also be expressed as:
, qn,Wd(y0)
^  leak
(3.33)
where JVd(V0) is the non-equilibrium, reverse bias depletion width, xg is the generation 
lifetime, and n\ is the intrinsic carrier concentration.
Substituting (3.32) and (3.33) into (3.31) and separating variables yields:
r N  t„ r dV
2",lVb, + K (3.34)
Thus the longer time tq can be estimated as:
(N= r  —^lnV 2 -g 2n.
K.+V
Vv vbi y (3.35)
The slow decay of the voltage spike implied by (3.35), closely models the transient 
characteristic or PSP associated with real neurons without requiring any additional 
RC networks. There are well-established 'lifetime quenching' engineering solutions 
(used in power device technology) to tailor rg to the required value to set the 
relaxation time constants to those expected for a realistic PSP. Usually these 
techniques are employed to reduce the recombination lifetime whereas here, the aim is 
to reduce the generation lifetime. The techniques rely on introducing deep levels into 
the band gap of Si. Such levels act as ‘stepping’ stones for generation/recombination 
(G/R) processes whereby charge carriers move between conduction and valence bands 
[10]. The G/R processes are controlled by the same charge balance statistics but there 
are subtle differences between the two limiting cases. In general, a deep level at mid­
gap implies reciprocity of the two processes. In our case, a trap at mid-gap is preferred 
as this maximizes the generation process. Note that the total charge transfer time can 
be of the order 10ns which is at least an order of magnitude less than the decay period 
in PSP. Therefore an asymmetric output spike is maintained even for subthreshold 
operation. As described in the previous section, the charge coupled synapse requires a
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low doped substrate to produce significant fringing fields between the electrodes for 
efficient charge packet transfer. The time tn  is therefore likely to be prohibitively long 
without lifetime quenching. PSP duration of milliseconds is achievable by this means. 
Simulation results from the analysis presented in this section are deferred to Section 
3.6.4.
A multi-input transistor or neuMOS [11] has been considered as a summing and 
thresholding device -  essentially a device that acts like a point neuron. Synapses can 
be assigned to each of the neuMOS inputs, in principle, with fan-in limited only by 
the physical size of the transistor. This latter point arises because, unlike other 
applications for such transistors, it does not require fast operation of the device as the 
biologically inspired circuit relies on parallelism rather than speed. The pre-synaptic 
signal can be fed through to induce a positive potential on the FDN: a self-induced 
virtual bias. The post-synaptic potential read by one of the sub-gates of the neuMOS 
can be used to trigger the summing and thresholding neuron cell. When the pre- 
synaptic spike V, goes down to zero in milliseconds, the post-synaptic potential drops 
which could enable the neuron cell to depress. Then the potential resets to its 
equilibrium value slowly; alternatively a reset transistor would be employed to reset 
the FDN. The proposed charge coupled synapse with ‘self-biasing’ FDN is suitable 
for use with the neuMOS and this approach is feasible, but there are some challenges 
in implementing it due to the nature of the signal generated at the output which 
requires additional circuitry to de-embed the information that can then be assigned to 
the inputs of the neuMOS.
Section 3.6 Simulation Study and Results Analysis
The synaptic device model is set up by using the Devedit in Deckbuild interactive 
environment. Referring to Fig. 3.2, two «-polysilicon gates with 0.5pm spacing are 
placed on a lOOnm thick oxide layer. The p-type substrate is doped at iVa=10 cm' . 
The length of the output terminal, doped with density 7Vd=1019cm"3, is set to 3pm.
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Section 3.6.1 Synaptic Weight Generation
As described in Section 3.3, a 'permanent' packet of charge ¡2w utilized to produce 
synaptic plasticity is stored at the silicon-oxide interface of the first capacitor Cl and 
represents the positive weight voltage Fjj. Firstly the dynamic operating range for the 
weight charge density in the MOS capacitor Cl can be established by using (3.3). The 
minimum charge density, «w,min~l-9xl010cm'2, is calculated by considering the strong 
inversion condition, </>s\~2 fa  where jfc=Ftxln(iVa/«i) is the bulk potential with value 
0.29V in this case. Standard p-n junction theory gives a depletion width under this 
condition of Wn of 0.87pm. Therefore the depletion charge per unit area is estimated 
as VafFdi~8.8xl01()cm‘2. It is worth noting that this is in excess of the parasitic 
interface charge associated with the surface states at the oxide-semiconductor 
interface which can be engineered to be of the order 10locm'2. The upper value of 
weight charge is set by oxide leakage current considerations. The charge stored on the 
gate of Cl will establish an electric field, the maximum value of which will be 
~6MV/cm which translates into a maximum level of charge of the order 10 cm' . 
Higher field would result in self-induced Fowler-Nordheim leakage and corruption of 
the weight. Such leakage would arise via the thin tunneling oxide required on top of 
the floating gate. The dynamic range of the weight charge per unit area can therefore 
be estimated to be in the range 10ncm'2 < «w < 5x l0 12cm'2.
The calculations of the synaptic weight generation are performed in the ATLAS 2D 
device simulation framework (S-Pisces). Appropriate semiconductor physical models, 
such as field-dependent mobility and Shockley-Read-Hall generation/recombination 
are included. A positive voltage of 2.5V is applied to the N+ output terminal, and a 
voltage of IV is applied to the gate of C l, representative of the synaptic weight Vji. 
Fig. 3.8 schematically shows the electron concentration profile of the charge coupled 
synapse, which is in equilibrium before the pre-synaptic signal arrives. The induced 
weight charge packet gw is stored locally due to the potential barrier between two 
MOS capacitors Cl and C2. The magnitude of the weight charge concentration as a 
function of weight voltage Vj, on the gate of Cl is shown in Fig. 3.9. The threshold for 
the MOS capacitor Cl is 0.13V, as indicated clearly in the figure. For IV weight 
voltage Fji, the electron volume concentration is 9.47xl016cm'3, corresponding to the
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density at the surface of 1.86x10*'em '2 (=2.97><10"8C/cm2). This is coincident with the 
theory where the threshold voltage calculated by (3.1) is 0.13V and the density of 
charge obtained from (3.2) is 1 .9xlOn cm‘2 by ignoring the depletion charge.
Weight Voltage Pre-synaptic Spike
V=0V at t=0
1 9 +2.5V
Weight charge 
packet
4 6 8
Distance x (Microns)
10 12
Fig. 3.8 Schematic drawing of the electron concentration profile before the pre-synaptic spike 
arrives at C2. The weight charge packet 0 W, induced by Vy„ are in the storage well of the MOS 
capacitor C l. A positive voltage of 2.5V is applied to the N+ output terminal.
Section 3.6.2 Synaptic Weighting Process
Firstly it is necessary to estimate the value for the voltage pulse on the gate of MOS 
capacitor C2 by recognizing that ^si~2^b (-0.58V). By setting ^s2=(4i+0.1V, where a 
difference in potential of 4Vt has been assumed, the lower limiting value of V\ for 
synaptic operation is found to be 1.6V, assuming no work function difference in (3.6). 
Work function difference will depend on the choice of gate material; p-type polySi 
would provide little difference.
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Fig. 3.9 Weight charge packet generation at the interface of the storage well when weight voltage 
Kjj is applied to the gate of the MOS capacitor Cl.
It turns now to an estimate of the transit time of the weight charge gw- Substituting 
typical values of fox=100nm, /t=400cm2V"1s'1, and T=lpm and g f =0.1 gw in (3.19) 
gives times of the order of tens of picoseconds over a range of charge 10 ncm'2 < gw 
< 3 x l0 12cm'2. A thinner gate oxide of 25nm still gives values less than 1.8ns. Such 
times are considerably faster than the time constants associated with relaxation due to 
thermal generation and therefore the assumption that the charge transfer process is 
essentially instantaneous compared to thermal processes is valid.
The gate oxide thickness tox, depletion region width Wd2 and gate electrode length and 
spacing need to be designed to provide a fringing field of >~50kV/cm. Fig. 3.10 
shows plots of (3.25), for oxide thicknesses of lOOnm and 20nm, with a constant 
voltage on C2 of 2.5V and a depletion width obtained from <j>s2. The result indicates 
that operation with gate oxides of 20nm is feasible. Thus the same gate oxide
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thickness can be used for both charge coupled synapses and accompanying MOS 
transistors, assuming a minimum feature size of 1 pm. 1
Fig. 3.10 Fringing field for two different oxide thicknesses (?„„=!OOnm; fox=20nm).
(1) Pre-synaptic Spike with Ins Rise Time
As soon as the pre-synaptic voltage spike V\ with the amplitude of 2.5V, shown in Fig. 
3.11, arrives at the gate of the second MOS capacitor C2, the silicon beneath the gate 
of this capacitor is driven into deep depletion and a deeper potential well is formed as 
indicated in Fig. 3.12. The potential barrier between two MOS capacitors vanishes 
and the lateral potential profile is not uniform, as a result of the charge loss from the 
right hand side of the first capacitor Cl: this brings the self-induced field to the 
device. Note that the self-induced field dominates the transfer of most of the charge, 
with the aid of fringing field. When the pre-synaptic spike reaches 2.5V, the potential 
under the second gate increases towards its maximum and 45% of the weight charge 
packet has drifted, as indicated in Fig. 3.13. At 2ns, 87.5% of the weight charge
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9 2 •packet has transferred. When the weight charge density drops to 5.6x10 cm' at 4ns, it 
can be observed that the thermal diffusion starts to dominate the transfer and this 
occurs towards the end of the charge transfer process. At 5ns, the potential under two 
MOS capacitors increases to its maximum and 99.6% of the weight charge packet has 
transferred. A transfer efficiency of 99.9% is achieved due to the thermal diffusion 
exponential with time constant 6ns. As schematically shown in Fig. 3.14, the majority 
of the weight charge gw has flowed out at the end of the charge transfer process, and 
the electron concentration in both MOS capacitors is about 1012cm'3 that is much 
smaller than the acceptor density in the p-substrate. It should be noted that the charge 
transfer process is in 10ns after which the charge coupled synapse starts to recover. 
The potential curve in Fig. 3.12 for 1ms when the pre-synaptic spike drops to 0V 
clearly indicates that the depletion layer width of the MOS capacitor Cl has not fully 
recovered to equilibrium.
- 0.1 0 0.1 0.2 0.3 0.4  0.5  0.6 0.7  0.8 0.9  1
Time (ms)
Fig. 3.11 Pre-synaptic spike V, to the gate of the MOS capacitor C2. The spike is ramped from 0V 
to 2.5V over a period of Ins, and lasts 9ns, as indicated in the inset. The fall time is 1ms.
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Fig. 3.12 Potential profiles along the surface of charge coupled synapse at different spike times.
Fig. 3.13 Electron concentration under the gate of MOS capacitor Cl over spike time. The weight 
charge packet Qw flows toward the output terminal when the pre-synaptic spike arrives at the 
gate of C2.
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Fig. 3.14 Schematic drawing of the electron concentration in the silicon of the charge coupled 
synapse after the synaptic weighting process. The majority of weight charge packet g w has 
transferred.
(2) Pre-synaptic Spike with Slow Rise Time
In this simulation study, a relative slow pre-synaptic spike shown in Fig. 3.15 is 
applied to the gate of the MOS capacitor C2. The spike is ramped from OV to 2.5V 
over a period of lps, and lasts lps. The fall time is 1ms, consistent with the typical 
time regime of biological systems. Note that a positive voltage of 2.5V is applied to 
the output terminal to aid the collection of the weight charge packet.
The surface potential profiles of the charge coupled synapse at different spike times 
are shown in Fig. 3.16. The profiles exhibit similar characteristics to the potential 
profiles shown in Fig. 3.12. Before the pre-synaptic spike is applied to the gate of 
MOS capacitor C2, the synapse is in equilibrium, and the potential barrier, as 
indicated in Fig. 3.16, hinders the charge transfer from the storage well to the output 
terminal. As soon as the spike from pre-synaptic neuron arrives at C2, the deeper
77
CHARGE COUPLED SYNAPSE
potential well is formed in the silicon of C2 and the potential barrier vanishes, 
allowing the weight charge to flow towards the output terminal. It is clearly shown in 
the figure that the potential of Cl increases to its maximum at 2 ps, as a result of the 
weight charge transfer.
Time (ms)
Fig. 3.15 Pre-synaptic spike V, to the gate of the MOS capacitor C2. The spike has a rise time of 
lps, a duration of lps, as indicated in the inset, and a l ms  fall time.
Fig. 3.17 shows the weight charge concentration under the gate of Cl over spike time. 
The decrease of the charge concentration follows the increase of the pre-synaptic 
spike. As indicated in the inset, the weight charge packet with the concentration of 
2x l0 16cm~3 is left in the storage well of Cl at 0.6ps, and the charge transfer efficiency 
achieves 98% at 0.8ps. After the charge transfer process, the MOS capacitor Cl starts 
to re-establish the weight charge packet gw, as shown in Fig. 3.17, by a slow thermal 
generation process due to the weight voltage Fjj. When the pre-synaptic spike reaches 
OV at 1ms, the storage well has not been fully refilled, and the surface potential of Cl 
has not reached its equilibrium value, as shown in Fig. 3.16. This non-equilibrium 
process will be discussed further in Chapter 4.
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Fig. 3.16 Potential profiles along the surface of charge coupled synapse at Os, 2ps, and 1ms.
Transient time (ms)
Fig. 3.17 Electron concentration under the gate of MOS capacitor Cl over pre-synaptic spike 
time. The inset shows the drop of the electron concentration in the first 2ps time.
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Section 3.6.3 Spiking Output Current
(1) Pre-synaptic Spike with Ins Rise Time
The overall time-dependency of the resulting current due to the weight charge transfer 
at the output terminal is shown in Fig. 3.18. When the electron concentration drops to 
2 .9x 1 015cm'3 where the thermal diffusion constant equals the effective drift constant, 
the charge transfer will be dominated by thermal diffusion. Therefore, it can be seen 
from the inset of Fig. 3.18 that for times less than 2ns, the charge decay is dominated 
by self-induced drift and the transfer efficiency achieves over 87%. The drift 
dominated time is shorter than the theoretical value since the fringing field greatly 
speeds up the transfer process even though the ramp stage is responsible for a small 
amount of charge decay. Further decay due to thermal diffusion is exponential with 
constant ttd = 6ns for the remaining charge.
0 0.2 0.4 0.6 0.8 1
Transient Time (ms)
Fig. 3.18 Spiking current at the output terminal. The inset shows the details of the spike due to 
the arrival of the weight charge packet.
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With the fast-rising spike on the gate of C2, a displacement current is caused by the 
dV/dt across the coupling capacitor between the gate of C2 and the output terminal. 
Therefore the current initially goes negative as indicated clearly in the inset of Fig. 
3.18. With increasing transient voltage on C2, the potential gap disappears and the 
electrons flow towards the deep potential well causing the current rise. Over time, the 
remaining charge decays and the charge arriving at the output terminal diminishes. 
Therefore, after Ins the spiking current starts to decline. The result shows that the 
spike characteristic of the proposed charge coupled synapse depends on the charge 
transfer mechanism.
To investigate the relationship between the spiking current and the weight voltage V}\ 
on the gate of C l, a set of simulations with the weight voltage V]X varied from IV to 
2V has been run. Other parameters used in the simulations are the same as before. The 
spiking current characteristics shown in Fig. 3.19 indicate that the peak value is 1x10'6A 
at Ins for 2V weight voltage. For the weight voltage VjX of 1.5V, the amplitude of the 
current is 9xlO'7A.
Fig. 3.19 Current spikes on output node for different weight voltage on the MOS capacitor Cl. 
lOOnm gate oxide thickness, 4pm electrode length, and 0.5pm electrode spacing; time step around 
the spikes is the order lps.
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Fig. 3.20 shows the results of simulations with 25nm oxide thickness, lpm electrode 
length and electrode spacing equal to 0.25pm. In Fig. 3.20 the weight voltage Vj, on 
Cl is varied from 0.4V to IV in steps of 0.2V. Current spikes of different magnitude 
are observed at the output terminal where the integral of the spike curve is equal to the 
proportion of weight charge transferred. Note that the variation of the spike current 
amplitude with V]X is, to a good approximation, linear in agreement with conventional 
MOS physics and this relationship is used to implement synaptic plasticity in the 
proposed charge coupled synapse. The slight initial undershoot arises from the 
displacement current due to charge coupling between the gate of MOS capacitor C2 
and the output terminal. Fig. 3.21 shows the correlation between current spike 
amplitude and weight charge concentration which again supports plasticity in the 
proposed charge coupled synapse.
0 2 4 6 8 10
Transient Time (ns)
Fig. 3.20 Current spikes on output node for different weight voltage Vy, on the MOS capacitor Cl. 
25nm gate oxide thickness, 1pm electrode length, and 0.25pm electrode spacing; time step around 
the spikes is the order lps.
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Fig. 3.21 Current spike amplitude versus weight charge density. 25nm gate oxide thickness, 1pm 
electrode length and 0.25pm electrode spacing.
(2) Pre-synaptic Spike with Slow Rise Time
The spiking current is generated at the output terminal of the charge coupled synapse 
due to weight charge transfer, in response to the pre-synaptic spike shown in Fig. 3.15. 
The current transient, similar to the characteristic of the biological spike, is shown in 
Fig. 3.22. The increase of the spiking current follows the increase of the pre-synaptic 
spike, and the amplitude of the current is about 2.5nA. Fig. 3.23 shows the spiking 
current with the amplitude of 0.15pA, in response to a pre-synaptic spike with 10ns 
rise time. It should be noted that the amplitude and duration of the simulated pre- 
synaptic spike could be varied to produce expected signals which are going to be fed 
into the subsequent neuron cells. In addition, the fall time of the spiking current is 
partly determined by the leakage current in the n -p junction formed by the N+ 
implant and /»-substrate, which depends on the electron/hole Shockley-Read-Hall 
generation lifetime.
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Fig. 3.22 Spiking current at the output terminal in response to the pre-synaptic spike with lps 
rise time and 1ms fall time. The inset shows the details of the current spike.
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Fig. 3.23 Detailed spiking current at the output terminal in response to the pre-synaptic spike 
with 10ns rise time and 1ms fall time.
84
CHARGE COUPLED SYNAPSE
Section 3.6.4 Post-Synaptic Potential
The synapse structure with floating diffusion output stage, described in Section 3.5, is 
simulated to demonstrate the synaptic behavior as for a biologically plausible spiking 
neuron cell. The length of the output terminal is 1pm. The fixed positive voltage on 
the output terminal has been removed. The pre-synaptic spike, shown in Fig. 3.15, is 
applied to the gate of the MOS capacitor C2. This induces a positive potential on the 
floating diffusion node: a self-induced virtual bias. The similar synaptic weighting 
process is observed in the simulation. When the pre-synaptic spike arrives at the 
synapse, the potential barrier disappears and a deeper potential well is formed. The 
weight charge then flows to the MOS capacitor C2 and subsequently to the output 
terminal. After the charge transfer process, the charge coupled synapse starts to 
recover to equilibrium.
Fig. 3.24 shows the time dependence of post-synaptic potential (PSP) at the floating 
diffusion output region with the generation lifetime parameter set to 10ns. Due to the 
capacitive coupling between the second gate and the output terminal, the potential at 
the output increases sharply which strictly follows the increase of the pre-synaptic 
signal Vi, and this mimics the rise of the PSP in real neuron cells. As the lateral 
potential barrier between two electrodes disappears and the electrons flow onto the 
output terminal, the increase of the output potential is inhibited. The effect of the 
arrival of the weight charge packet is to reduce the overall terminal potential, causing 
a small spike as indicated in the inset of Fig. 3.24. The further relaxation of the 
potential, with much longer time constant, is caused by the falling of the pre-synaptic 
spike and the lifetime dependent leakage of the output/substrate diode. Then the 
potential becomes negative and resets to its equilibrium value slowly. Therefore the 
charge coupled synapse weights the pre-synaptic signal and delays it by an amount 
depending on the generation lifetime. Note that the decay time constant also depends 
on the carrier generation rate, that is strongly temperature dependent due to the strong 
temperature dependence of the intrinsic carrier density, which may not be a major 
problem given the intended very low operating power levels of the full system.
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Fig. 3.24 Post-synaptic potential (PSP) at the floating diffusion output stage over time. 
Generation lifetime is 10'8s.
A set of simulations has been carried out to investigate the lifetime dependent leakage 
effect of the output/substrate diode. The effect due to the falling of the pre-synaptic 
spike is not considered in the simulation. Fig. 3.25 shows the time dependence of PSP 
with different generation lifetimes. The relaxation of the PSP, with much longer time 
constant, is caused by the lifetime dependent leakage of the output/substrate diode on 
the order of milliseconds. As shown in Fig. 3.25, the latency of the FDN potential 
decreases with the decreasing lifetimes. This effect verifies the analytical model 
described in (3.35) and mimics the decay of the PSP in the realistic synaptic 
operation.
The fall times of the PSPs, which are proportional to the generation lifetime rg as 
described by (3.35), are shown in Fig. 3.26. For the Ins lifetime, the latency is about 
0.67ms; whereas the latency increases to 6.15ms for the lifetime of 10ns. This linear 
relation provides a possible engineering solution for the biologically plausible synapse 
in silicon.
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Transient Time (ms)
Fig. 3.25 The lifetime dependent FDN potential mimicking the biological PSPs due to the 
activation of the synapse.
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Fig. 3.26 The decaying times of the PSPs for different generation lifetimes providing a solution 
for engineering the biological plasticity.
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The amplitude of the PSPs is directly proportional to the weight charge packet gw as 
shown in Fig. 3.27. Note that the charge density is the reflection of the weight voltage 
to the first MOS capacitor C l. In weak inversion mode, the small amount of charge 
has little effect on the output spike. With the same coupling capacitance Cov, the 
amplitude of the PSPs examined at the floating diffusion terminal decreases linearly 
with the modulation as indicated in Fig. 3.27. Therefore, it is verified that the 
functionality of synapses in spiking neuron cells is effectively realized by the charge 
coupled synapse, and the nature of the signal transfer due to capacitive coupling leads 
inherently to low power operation.
W eight Charge Density (cm -2)
Fig. 3.27 Amplitude of PSPs versus weight charge density in the first MOS capacitor Cl.
Section 3.7 Discussion and Conclusions
In this chapter, a compact charge coupled synapse exhibiting spiking behavior was 
developed as a core building block for spiking neural networks. The proposed silicon
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synapse is based on the charge transfer device with associated localized memory 
capability integrated into a floating gate on the first phase. An analytical model for the 
lifetime dependent characteristic has been presented. Simulations were carried out to 
verify the plausibility of the synapse. By tuning the generation lifetime in the charge 
coupled synapse, the spiking behavior of the proposed synapse closely mimics the 
dynamics of realistic synapses in biological systems.
To illustrate the packing density afforded by the proposed charge coupled synapses, 
consider a conservative area estimate of 5pmx5pm (=25xlCTl2m2) for the learning 
synapses. Using this estimate, it is easy to compute that the density of synapses/cm is 
4 million. This is only a rough estimate as inter-neuron interconnects and associated 
circuitry would have to be accounted for in the calculation. Nevertheless, if we 
assume that the total chip area is 1cm2 and make a conservative guess that only 10% 
of the total surface area is occupied by synapses, then it is easy to compute that 400 
thousand synapses for a single layer planar process is possible, as compared to a few 
thousand which is the current estimate reported in the literature [9],
To estimate the worst case dynamic power consumption at network level, consider a 
network containing a million synapses where each synapse is operated at a frequency 
of 100Hz and assume zero phase differential across the network: 100Hz is typical of 
real neurons. Also assume a maximum weight voltage Fjj on each synapse of 2.5V 
which results, upon charge transfer, in a current spike with average amplitude of 1 pA 
over a duration of 4ns. Hence, the total dynamic power consumed per second across 
the entire network of synapses is lpW. Clearly this is negligible and will be 
significantly less than the power consumption due to the interconnect bus architecture 
and associated decoders etc.
The charge coupled synapse is demonstrated to be able to capture the intrinsic 
dynamics of the real synapse and so can mimic the synaptic plasticity in a spiking 
neuron cell. The charge coupled synapse possesses the potential for scalability, 
associated with engineering the post-synaptic neuron circuits, to produce biologically 
plausible spiking neural networks in hardware, advancing the exploitation of brain­
like computational systems.
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CHAPTER 4 PROGRAMMABLE CHARGE COUPLED 
SYNAPSE
Section 4 .1 1ntroduction
Biological spiking neurons communicate with each other primarily through fast 
chemical synapses. By converting trains of action potentials into varying amplitudes 
of post-synaptic responses, synapses perform a type of temporal filtering [1], 
Consider a fragment of spiking neural networks (SNNs) [2] consisting of two point 
neurons with a connecting synapse, as shown in Fig. 4.1. Synaptic transmission has 
been shown to be a dynamic process. A fundamental property of synapses is their 
ability to modify the efficacy of synaptic communication through various forms of 
synaptic plasticity. Virtually all types of synapses, which exhibit a range of use- 
dependent behavior, are regulated by a variety of short-lived (tens of milliseconds) 
and long-lasting (several hours or days) processes. Recent experiments have revealed 
that at the synaptic junction post-synaptic responses are not simply a function of the 
pre-synaptic firing rate multiplied by a synaptic weight but rather, reflect the short­
term history of input spike trains. Since the paired firing of pre- and post-synaptic 
neurons tends to redistribute total synaptic efficacy, a synapse responds much more 
strongly to the first pre-synaptic event than to subsequent events in a spike train [3]. 
Short-term plasticity is believed to be a crucial factor in the processing of information 
in spiking neural networks [4], There are two types of short-tern plasticity actions 
which are referred to as depressing or facilitating and phenomenological models have 
been proposed to describe both of these transmission states [5], With repeated use, 
synaptic enhancement can occur and facilitation dominates while at other synaptic 
sites the result is a decrease in synaptic strength and depression prevails. In some 
cases multiple processes are present and the result can be a combination of facilitation 
and depression [6] in which synaptic strength is highly dependent on the details of the 
timing of synaptic activation. These biological characteristics have attracted the 
attention of neuromorphic engineers who focus mainly on the dynamic implications 
of the neurons. Recently work has begun on the implementation of dynamic synapses 
in hardware where an analogue approach was presented [7]. It demonstrated that a
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neural network can achieve pattern recognition and moreover its performance can be 
improved by using depressing synapses. In other work [8] part of a multi-chip system 
implemented a Winner Take All (WTA) network which used dynamic synapses and 
adaptive neurons. An Address Event Representation (AER) communication system 
allowed interfacing to silicon spiking retinas and to software implementations of 
associated memories.
WA Neuron j
Fig. 4.1 Illustration of a fragment of SNNs with synaptic junction. 0 represents the threshold. The 
insets show the facilitation and depression behavior at many synapses with stimuli separated by 
time \ t .
In Chapter 3, a charge coupled synapse was developed, which forms the basis of the 
work presented in this chapter, to mimic the spiking behavior of the biological 
synapse for the hardware implementation of spiking neural networks. The weight 
charge packet Qw stored in the well of a MOS capacitor is released by the pre- 
synaptic spike dropped onto the second MOS capacitor. Each time the storage well is 
emptied of charge, a weighted current/voltage spike is produced at the output terminal 
where the weighting is set by the equilibrium charge density in the well: the linear 
relationship between the weight charge density and the associated gate voltage is used 
to implement plasticity. A disadvantage of the approach was the dependency of the 
dynamic response on the generation lifetime which is process dependent. The device 
investigated in this chapter is designed to avoid this dependency by allowing control 
of the relaxation by an injecting junction that can be tuned appropriately.
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In this chapter, the recovery of gw by thermal generation of electron-hole pairs is 
mathematically modeled, and the response of a charge coupled synapse to successive 
pre-synaptic spikes is investigated. However this slow process fails to match the time 
scale of the inter-spike interval (ISI) of biological system which can be as low as a 
few milliseconds. Therefore the device concepts for the programmable dynamic 
charge coupled synapses, where the relaxation process can be greatly accelerated, are 
presented. The first programmable dynamic synapse described in Section 4.4 is based 
on the charge coupled synapse to which an additional source of minority carriers is 
attached. The programmable functionality of the synapse is implemented by the 
weight restoration through charge injection from an N+ implant pulsed by a small 
negative voltage. Correspondence is made between the semiconductor relaxation 
processes and biologically relevant responses. An alternative type of programmable 
dynamic charge coupled synapse presented in Section 4.5, consists of an injector 
MOS transistor in proximity to two MOS capacitors. The weight is stored as a 
package of charge in the well of a MOS capacitor and the level of charge in the well is 
modulated by the associated gate voltage. Successive spikes or a spike train from the 
pre-synaptic neuron is applied to the gate of the nearby capacitor and repeatedly 
empties the storage well of charge. After each spike event the well is filled by charge 
arising from an injector MOS transistor, which operates in the subthreshold current 
regime. The magnitude of this current, which is controlled by the gate voltage, sets the 
minimum ISI associated with the pre-synaptic train. The device developed within this 
section is designed in the framework of a standard mixed signal CMOS process from 
Austria Microsystems. Simulation results are presented to justify the assertion that the 
proposed silicon synapses captures the dynamics of a biological synapse by using 
innate features of the semiconductor physics.
Section 4.2 presents the transient analysis of the thermal generation process. Section 
4.3 describes the non-equilibrium response of a charge coupled synapse to a pre- 
synaptic spike train. The charge coupled synapse with a charge injector is proposed 
and investigated in Section 4.4 together with the simulation study. Section 4.5 
presents the operating principles and dynamic behavior of the three-phase charge 
coupled synapse while Section 4.6 concludes the chapter.
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Section 4.2 Transient Operation of Weight MOS Capacitor
As described in the previous chapter, the charge coupled synapse shown in Fig. 4.2 
comprises two MOS capacitors in proximity, one of which has charge storage 
capability. The synaptic weight is therefore represented by the stored charge packet 
g w. Immediately after the charge gw is released by the pre-synaptic spike V, and 
transferred, the charge coupled synapse is in a state of non-equilibrium with deep 
depletion conditions under the gates of two MOS capacitors. Under this condition the 
overall relaxation to equilibrium re-establishes the inversion layer charge gw, through 
the generation of electron/hole pairs in the inversion layer beneath the gate of Cl. 
Therefore the complex synaptic plasticity is realized by the adaptation of the charge 
volume depending critically on the timing of the spikes from both pre-synaptic and 
post-synaptic neurons. Since the timing of each relative spike can be as little as 10ms, 
which is considerably faster than the time for a MOS capacitor to reach equilibrium, 
time-dependent thermal generation emerges as a key mechanism underlying various 
forms of synaptic plasticity.
W eight K Pre-synaptic
Voltage VC __ f \ __ Spike V.
9 9
Oxide
Positive 
? Voltage
Fig. 4.2 Schematic view of a charge coupled synapse under non-equilibrium state with deep 
depletion conditions. The depletion width goes back to the equilibrium value (dashed) after the 
charge transfer process.
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It is now necessary to develop a physical model for the time-dependent process of 
weight generation in the first MOS capacitor Cl. The energy band diagram of an ideal 
MOS capacitor after the application of a step voltage Fji is shown in Fig. 4.3.
Fig. 4.3 Energy band diagram under deep depletion condition of the MOS capacitor Cl. The 
depletion layer relaxes due to thermal generation.
If the MOS capacitor Cl is initially in the flatband condition, charge is neutral 
throughout the device. Immediately after the application of the step voltage Vji, the 
surface potential is large and depends on the dielectric properties of the oxide and 
semiconductor. The majority carriers deplete very rapidly, within a dielectric 
relaxation time, establishing an extended depletion region. Thus the device is in the 
deep depletion state, and the acceptor charge within the depletion region compensates 
the gate charge. At this time the surface potential corresponds to the non-equilibrium 
depletion width. As time progresses, an inversion charge layer starts to build up 
causing the depletion region to retract. This relaxation of the semiconductor occurs by 
the generation of electron-hole pairs within the depletion region with each generated 
electron adding to the inversion layer. As time passes, the electrons at the surface
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build up and the surface potential decreases further to its final value when the device 
is approaching equilibrium.
A mathematical model is now developed for the rate of change of inversion charge 
density with time in a MOS capacitor under non-equilibrium conditions. As described 
in Section 2.2.1 (see Eqn. (2.11)), the gate voltage Vn equals the sum of the flatband 
voltage Ffb, the voltage across the oxide Vox and the potential across the 
semiconductor $s\\
y„-  VFB+ t„ +V„ = VFI + * „ - S i i .  (4.1)
^  OX
where Cox is the oxide capacitance; QS] is the total charge in semiconductor including 
both the depletion and inversion components. Fixed oxide and interface charge are 
considered to be incorporated into the flatband voltage and taken to have negligible 
influence on the transient physics of the MOS capacitor. Therefore, the gate voltage 
equation becomes:
Vji= ~ Qd* Q—  + t ,  i = — (qNaWJl + q n j  + (4.2)C £ ox£ 0 ^■£ s i £ 0
where tox is the oxide thickness; Na is the substrate doping density; Wdi is the 
depletion width of Cl; nm„ is the electron density in the inversion region; £ox£o and 
ssi£o are the permittivities of Si02 and Si respectively. Differentiation of (4.2) gives:
dVj< = qN atox dwdx , qtpx dnim | qNaWd[ dWd, 
dt £ox£0 dt £ox£0 dt £x,£0 dt
Since the gate voltage V}\ is constant during the transient, (4.3) becomes:
N.
F  W\  4- _£L_£Ü.
V £ s i K x  J
dWM dn„
= 0 (4.4)
dt dt
The increase of electrons in the inversion layer due to the generation of electron-hole 
pairs can be reasonably well represented as:
dn,m, n,
dt 2 T,
■ K - w , ) (4.5)
where Wf is the final (equilibrium) depletion width; n\ is the intrinsic concentration; rg 
is the generation lifetime in the depletion region [9]. Rearranging (4.4) by substituting 
(4.5) and the initial condition Wd\(0)=Wdm gives:
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1 + - 2 --
W, \  (  w  - W  ^ 
In dl
£ si t  ox J W - W\ VVdm VV f  )
tn, 0 (4.6)
Substitute (2.2) and (2.5) into (2.7) and assume zero flatband voltage, the initial 
depletion width Wdm can be found by solving the quadratic equation:
V»= qN aWcdm - +
2
dmqNawc
2 £ si£ 0
(4.7)
and the final depletion width Wf is found for the case of the surface potential equal to 
twice the bulk Fermi potential which yields:
4 ^ , ,
'  V  1«.
Î N  ^
V ni J
(4.8)
where Vt is the thermal voltage.
For ease of computation, an empirical expression for the depletion width as a function 
of time, IFdi(O) can be found by solving (4.6) and fitting a polynomial equation to the 
solution. Note that the physical parameters of the device are taken as: iVa=10 cm' ; 
tOx=20nm; £¡¡¡=11.9; e0x=3.9. The applied voltage Vj, is taken as IV. The initial value 
for the depletion width is found to be 1.09pm from solving (4.7) and the surface 
potential is 0.9V. For the case of 10'7s lifetime, the depletion width is obtained:
Wdl(t) = 1.09x1 O'4 -8 .1 4 x l0 '5t + 1.27xl0 '4t 2 - lx l O ’V
+ 3.95xl0’V - 6 .0 8 x l 0 V  (4.9)
The expression of depletion width prior to the equilibrium state of MOS capacitor Cl 
with different lifetimes is plotted in Fig. 4.4. The fast relaxation of bulk substrate due 
to the thermal generation of electron-hole pairs requires short lifetime. As shown 
clearly, it takes 0.99s for the MOS capacitor with 50ns lifetime to reach equilibrium; 
while it takes 1.99s and 9.96s in the case of 100ns and 500ns lifetimes respectively.
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Time (s)
Fig. 4.4 Transient response of the depletion width in a pulsed MOS capacitor from flatband to 
equilibrium for different generation lifetimes. f„s=20nm; /Va=1015cm'3; V y=l\.
Therefore, the rate of change of electron density in inversion layer can be obtained by 
substituting (4.9) into (4.5) and carrying out the integration:
(4.10)
2rs 0
The response of the surface charge density nmv prior to the equilibrium state of MOS 
capacitor is shown in Fig. 4.5. It can be seen that the minority carrier concentration 
rises almost linearly with time as if being supplied by a current source. At the time of 
10ms, which is the timing of spike for realistic neurons, the inversion charge density 
«¡nv is 3.1xl09cm'2 in the case of 500ns lifetime. This approximates to a volume 
electron concentration of 2 x l 015cm'3 in the storage well which is greater than the 
substrate doping density of 1015cm'3. For the lifetime of 10ns, the inversion charge 
density is 1.3xlOn cm'2 which approximates to a volume charge concentration of
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7.8xl016cm'3. The final inversion charge density is about 3.7xlOn cm'2 as the MOS 
capacitor approaches equilibrium.
Time (s)
Fig. 4.5 Transient response of the surface charge density in a pulsed MOS capacitor from 
flatband to equilibrium. iox=20nm; iVa=10,5cnr3; Fji=lV. At 10ms, «¡nv=1.3xlOncm 2 for 10ns 
lifetime, and «inv=3.1xl09cm 2 for 500ns lifetime.
Fig. 4.6 clearly shows the relationship between the recovery time of the MOS 
capacitor Cl and the lifetime. This time-dependent relaxation mechanism described 
by (4 .6) enables the implementation of dynamic synapses at device level in the 
biological time regime. The timing of the applied gate voltage, which depends on the 
pre-synaptic and post-synaptic spikes through a control circuit, can determine whether 
a synapse is potentiated or depressed. In addition, for the same time lag between pre- 
synaptic and post-synaptic spikes, the strength of potentiation and depression can be 
tailored to that expected for realistic neurons by setting the appropriate generation 
lifetime.
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Fig. 4.6 Relaxation time of the MOS capacitor versus lifetime. tox=2 0 nm; TV I^O15 cm 3; Fjj-lV.
Section 4.3 Transient Response to Successive Pre-synaptic 
Spikes
Fig. 4.7 shows the time-dependence of the weight charge density in the first MOS 
capacitor Cl for a series of pre-synaptic spikes with Is ISI applied to the second gate 
of the charge coupled synapse. A fixed weight voltage (Fji=lV) is applied to Cl at 
0.5s such that the system is in equilibrium for times <0.5s. As soon as the first pre- 
synaptic signal arrives at the synapse at 1.5s, most of the charge gw is transferred 
rapidly (order of ns) to the neuron, leaving behind an empty storage well within the 
first capacitor. Note that at a time of 1.5s, the MOS capacitor Cl has not reached the 
equilibrium state and the inversion layer has not been completely formed, but the 
electron concentration is significantly greater than the doping density Na. Immediately 
after the weight charge g w has transferred, the depletion layer width of Cl reverts 
back to the initial transient value Wdm, shown in Fig. 4.3, to balance the gate charge.
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The MOS capacitor Cl is now driven into the deep depletion state again. The weight 
charge packet gw will be re-established by the generation of electron-hole pairs until 
it is released by the next pre-synaptic signal. As demonstrated in Fig. 4.7, the same 
amount of weight charge is generated each time for the same 1ST Considering an 
output terminal of the synapse shown in Fig. 4.2 of area 4pm2 and 2ns transfer time 
for the majority of the charge gw shown above, a spiking current with amplitude of 
1.2pA will be induced and transmitted to the neuron cell circuit described in the next 
chapter.
Fig. 4.7 Transient response of the weight charge density nw to a series of pre-synaptic signals at 
1.5s, 2.5s, 3.5s, and 4.5s. The MOS capacitor Cl is pulsed into non-equilibrium state. Parameters 
are: fox=20 nm; yVa=1015 cm’3; Kjr=lV; rg=10'7 s.
For a pre-synaptic spike frequency of 100Hz (10ms ISI), the earlier analysis shows 
that the MOS capacitor Cl will not have been recovered completely. The associated 
weight charge density nw, shown in Fig. 4.8, is therefore much less than that with 1Hz 
frequency shown in Fig. 4.7. Other parameters used in the calculation are the same. 
The plot clearly demonstrates the depression behavior of biological synapses. Each
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time the pre-synaptic signal arrives at the MOS capacitor C2, the weight charge of the 
density 1 .6x l 010cm'2 is released and the resulting spiking current to the neuron circuit 
is of the amplitude of 5xlO'8A.
Fig. 4.8 Transient response of the weight charge density /iw to a series of pre-synaptic signals 
with 10ms ISI, soon after the release of large amount of charge due to Is ISI. Parameters are: 
fox=20 nm; Aa=1015 cm'3; Vy,=IV; rg=10'7 s.
Section 4.4 Programmable Synapse with Charge Injector
As analyzed in the previous sections, the thermal generation process in the MOS 
capacitor Cl is time-dependent and relies on the minority carrier generation lifetime, 
rg with a total relaxation time, treiax given as treiax ~ rg(Na/ni). For good quality silicon 
Tg is of the order 10-100ps and therefore it will take many seconds to re-establish g w -  
If single spike encoding is used then recovery times of this magnitude may be 
acceptable. However, biological neurons emit and receive spike trains where the ISI 
can be as low as a few milliseconds, so a means to accelerate the relaxation process is
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required. The reliance on the process-dependent carrier lifetime is also undesirable. 
The requirement can be addressed by providing an additional source of minority 
carriers into the substrate of the synapse. As shown in Fig. 4.9 the charge coupled 
synapse is modified to include an additional N+ implant, referred to as a ‘charge 
injector’. Note that the lateral region beyond the N+ implant is not gated and can be 
controlled by masking to multiples of minimum feature size.
W eight k k P re-synaptic
vo ltage v.. I V ^ I \  Spike Vj
Fig. 4.9 Schematic view of the charge coupled synapse with a charge injector. The application of 
Vp is delayed by a time T relative to the pre-synaptic spike applied to C2.
The newly developed charge coupled synapse then, is based on a two-phase charge 
coupled synapse, essentially comprising of two MOS capacitors in close proximity. 
As described in Chapter 3, the synaptic weight is represented by the charge g w stored 
in the first MOS capacitor C l, which depends on the weight voltage Vp. The signal 
emitted by a pre-synaptic neuron goes to the gate of the second MOS capacitor C2, 
causing the weight charge g w to be released which drives Cl into the deep depletion 
state. To remove the dependence on thermal generation in re-establishing gw, a small 
negative voltage pulse Vp is applied to the N+ implant, momentarily forward biasing 
the n -p  junction. Under this condition, the p-substrate is flooded with minority
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carriers (electrons) which are collected by the depletion layer edge of C l, and gw is 
quickly re-established. To ensure that the minority carriers in the substrate do not 
corrupt the spike current magnitude, and hence the weighting, the application of Vp is 
delayed by a time T relative to the pre-synaptic spike applied to C2, which sets the ISI 
of the synapse and consequently the operating frequency.
The change in electron concentration at the /»-side boundary of the depletion layer, 
defined as carrier injection, is given as:
n P = n P exp
- g r ,  ^
kT
(4.11)
where n =rf/Na is the electron concentration in equilibrium. The injection grows
exponentially with Vp, as shown in Fig. 4.10. The injected electron concentration 
gradually decreases with distance from the junction due to recombination with 
majority carrier holes. Therefore the fixed charge injector should be made close 
(within a few diffusion lengths) to the MOS capacitor C l.
Fig. 4.10 Injected charge concentration for a variety of biasing voltage Vp. /Va=1015cm 3; 
yvd=1019cm‘3.
104
PROGRAMMABLE CHARGE COUPLED SYNAPSE
The simulation results shown in Fig. 4.11 illustrates the stored weight charge 0w as a 
function of time where, prior to the application of the voltage spike on C2, g w 
remains unchanged and is approximately lx l0 17cm 3. When the voltage pulse on C2 is 
rapidly increased to 2.5V the magnitude of 2w drops due to the lateral field in the 
channel between Cl and C2. The ‘undershoot’ in the charge concentration in the 
silicon of Cl may be due to the rapid change in the lateral field as the surface 
potential under the gate of Cl is rapidly modulated.
10'10 KT8 10'6 10-4 10'2
Time (s)
Fig. 4.11: Time-dependent weight charge Qw under non-equilibrium. iox=50nm; Ara=10lscm'3; 
/Vd=1019cm"3; Fji=lV; rg=10'7s.
When the voltage pulse at C2 falls after a period of 10ns, the surface potential under 
the gate of C2 becomes less positive and some of the remaining free charge in C2 is 
returned to Cl causing a commensurate increase in the minority carrier concentration 
in C l. Thereafter the charge 0 W accumulates in Cl due to thermal generation of 
electron-hole pairs. This is a relatively slow process lasting seconds and in the case 
where the synapse is driven by a spike train whose average frequency is greater than 
1Hz, there would be insufficient time between successive spikes to re-establish gw-
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However, incorporating the minority carrier injector shown in Fig. 4.9, the results of 
Fig. 4.11 demonstrate that a Vp of -0.5V is sufficient to ensure that gw is fully re­
established at time t (= 1 pis) and a Vp of -0.3V enables the re-generation process to be 
finished within 10ms. It is interesting to note that by varying time, t the operating 
frequency of the proposed charge coupled synapse is very well defined with a sharp 
programmable cut-off frequency. Therefore, this structure could implement the 
dynamic operation associated with biological synapses across a range of cut-off 
frequencies.
Section 4.5 Programmable Synapse with Injector Transistor
Synapses conduct a signal to a post-synaptic neuron through the excitatory post- 
synaptic potential (EPSP) or inhibitory post-synaptic potential (IPSP). If the firing 
frequency of the pre-synaptic neuron is such that the paired pulse ratio, which is the 
ratio of the amplitude of the second response to that of the first, associated with the 
EPSP or IPSP response is less than unity, then the synapse is said to be ‘depressing’ 
in nature. Conversely, if the ratio is greater than unity, the synapse is said to be 
‘facilitating’. A single semiconductor device that implements the latter of these 
transmission states is the focus of this section where a detailed discussion of the 
operation of the programmable synapse supported by simulation results is now 
presented.
Section 4.5.1 Device Operation
A schematic of the proposed programmable synapse, consisting of an injector MOS 
transistor M, in series with a two capacitor (Cl and C2) structure, is shown in Fig. 
4.12. Note that the N+ implants are self-aligned to the polySi contacts: the implants 
between the electrodes are used to ensure that charge transfers without the need for 
fringing fields that underpin the charge coupled device (CCD) concept and therefore 
the programmable synapse can be fabricated using conventional CMOS processing.
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This compatibility with standard CMOS represents a major advantage of the structure. 
The weight charge g w is stored in the well under the gate of capacitor Cl where its 
magnitude is controlled by Vji.
Program 
Voltage V
Weight 
Voltage IA
ISI ^  Pre-synaptic
Spike V.
T
Fig. 4.12 Schematic view of the programmable synapse with an injector transistor Mj.
Consider the case where a spike voltage from a pre-synaptic neuron is applied to the 
gate of C2 for the duration Ts causing the charge in the well to flow by drift to the 
output N+ contact. This transfer of charge results in a spike current at the output 
terminal whose magnitude is dependent on the value of V f  the charge transfer process 
can be assumed to be almost 100% efficient and has duration of the order of 
nanoseconds. During this non-equilibrium condition, the surface potential (at the 
silicon-oxide interface) in the well of Cl becomes more positive, as the depletion 
layer widens, and acts as a virtual drain bias for Mj. Therefore, a subthreshold current 
flows in Mj filling the well with minority carriers. At the instant that the charge 
density in the well reaches equilibrium, the associated subthreshold current is reduced 
to zero. Note that according to (2.44), the level of subthreshold current is almost 
independent of the well voltage (which acts as a virtual drain for M i) as long as the
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effective Fds>3 Vt. Therefore, the synaptic operation is transient because it depends on 
the potential induced by the deep depletion condition under the storage well. The 
magnitude of the subthreshold injector current of Mj is controlled by Vp and 
consequently the rate at which the well is filled with charge can be controlled. This 
has implications for frequency encoded data which will be discussed later.
Since the N+ source and the bulk substrate are both grounded, the lateral surface 
potential is constant and therefore the associated electric field is zero along the 
channel, as depicted in Fig. 4.12. The MOS transistor theory presented in Chapter 2 is 
employed to determine the amount of charge injected into the well from the source of 
Mj. The charge density in Mi is given by (2.40), and the surface potential <j)s is related 
to the gate voltage Vp through (2.8). Assuming that the subthreshold current is 
independent of the well voltage, the subthreshold current 7sub is given by (2.44). The 
results of this analysis are presented and discussed in the next section.
Section 4.5.2 Analysis and Simulation Results
Simulations on the proposed synaptic device were carried out with Silvaco ATLAS 
using physical parameters compatible with the AMS 0.35pm CMOS mixed-signal 
process. The synapse is modeled as three virtual MOS transistors with 0.6pm gate 
length placed on the 2 .1 2 x l 017cm‘3 /»-type substrate, without the threshold implant. 
The self-aligned N+ regions are doped to a density of 2 x l0 l9cnf3 and the electrode 
spacing is set to 0.6pm. AMS offers a range of gate oxide thicknesses and 16nm is 
selected in this case, giving a threshold voltage for the synaptic devices (M j, C l, and 
C2) of IV (the flatband voltage VFB is calculated to be -0.986V). The width W and 
channel length L of Mj are set to 1.8pm and 0.6pm respectively. A positive voltage of 
3V is applied to the output terminal. M* was simulated independently before being 
integrated into the programmable synapse to verify (2.44). The dependence of the 
subthreshold current of Mi, at low and high drain bias Vds, on Vp is shown in Fig. 4.13. 
In the weak inversion region defined by < </>s < 2^b (where tj)b is the Fermi 
potential), the subthreshold current has the range 1x10~15A to 1x10'7A. For high Vds
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there is a parallel shift of the curve due to the lowering of the potential barrier 
between source and virtual drain, referred to as drain-induced barrier lowering 
(DIBL). However, DIBL is not considered to be significant because the well voltage 
under Cl (virtual drain bias) is limited to a few hundred millivolts for the gate 
voltages on Cl less than 1.8V. As shown in Fig. 4.13, the subthreshold slope starts to 
degrade for values of Vp lower than 0.2V because conduction in this region is 
dominated by junction leakage and is process dependent.
Fig. 4.13 Subthreshold current of Mi as a function of the program voltage Vp showing DIBL. The 
threshold voltage VT of Mi is IV.
As described in section 4.5.1, when a pre-synaptic pulse arrives at the gate of C2, the 
weight charge Qw in the well under Cl drifts laterally under the gate of C2 to the 
output node and the well empties almost instantaneously. However, because Mi is 
biased in subthreshold, a small current will flow from the N+ source to refill the well: 
the rate at which the well is filled is determined by Vp. When the well is fully restored, 
equilibrium is established and no current flows in Mi. The time to establish the 
equilibrium charge density in the well Qw as a function of Vp is shown in Fig. 4.14. 
For this experiment Vp was varied from 0V to IV in steps of 0.1V and for each value
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of Vp a pre-synaptic spike was applied the gate of C2 and the relaxation of the 
inversion charge in the well was measured. In equilibrium the average electron 
concentration in the storage well is approximately 10 l8cm'3, corresponding to Vj, = 
2V.
Immediately after the weight charge packet is released by the pre-synaptic spike, the 
well is empty and the refill duration can be varied from the nanosecond to seconds 
regime: Vp= 0 (thermal generation only) results in a refill time of 1.5s whereas a Vp of 
0.5V or IV gives refill times of approximately 180ps or 10ns respectively. This 
programmability has major implications for frequency encoded data where, for 
facilitating behavior, successive pre-synaptic spikes require a paired pulse ratio 
greater than one. Therefore, the weight storage well must re-establish its equilibrium 
charge density within the minimum 1ST Referring to Fig. 4.14 and considering the 
curve for Vp = 0.5V, it can be noted that the recovery of 180ps sets the minimum ISI 
which corresponds to a constant frequency for the pre-synaptic train of approximately 
5.5kHz: the minimum ISI is defined as the shortest time to guarantee full recovery of 
the well charge between successive pre-synaptic spikes.
Fig. 4.14 Restoration of the weight charge Qw as a function of time. Vp is a parameter.
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Fig. 4.15 shows the minimum ISI as a function of Vp and for a change in Vpof IV, the 
resulting ISI changes over eight orders of magnitude. Therefore, the proposed 
programmable synapse can not only accommodate information that is encoded as 
single spikes but also information encoded in spike trains can also be processed: note 
that for the latter encoding scheme Vp must be set for an ISI corresponding to the 
maximum instantaneous frequency.
Fig. 4.15 Minimum ISI as a function of program voltage Vp.
Fig. 4.16 shows the amplitude of two successive output spike currents resulting from 
the application of two successive pre-synaptic spikes: this plot was taken for Vp = 
0.3V which corresponds to a minimum ISI of 12ms. The initial output spike, whose 
detail is shown in the inset, has a magnitude of just over 0.8pA. If the second pre- 
synaptic spike occurs at the minimum ISI, then the charge in the well is fully re­
established and the corresponding output spike should have similar amplitude. 
Referring to Fig. 4.16 this is indeed the case. However, if the ISI associated with the 
pre-synaptic spike pair is reduced from the minimum value ( 1 2 ms), then the second 
output spike will have smaller amplitude. Fig. 4.16 demonstrates that this is the case 
where ISIs of 2ms, 4ms and 8ms, have been simulated. Clearly as the ISI is further 
reduced from its minimum value, the time to re-establish the equilibrium charge
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density in the well diminishes and consequently the amplitude of the second output 
spike is reduced.
Fig. 4.16 Spiking current at the output terminal of the programmable synapse over time, for ISIs 
of 2ms, 4ms, 8ms, and 12ms. Kp=0.3V corresponding to a min ISI of 12ms. A single output 
current spike is shown in the inset.
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Section 4.6 Discussion and Conclusions
In this chapter the transient analysis of the charge coupled synapse, proposed in 
Chapter 3, was presented. The weight charge packet Qw in the first MOS capacitor Cl 
is removed by the pre-synaptic pulse applied to the second MOS capacitor C2. After 
the activation of the synapse the weight charge packet is re-established through the 
thermal generation of electron-hole pairs. A time-dependent synaptic response is 
realized at the output terminal. The mathematical analysis and simulation were 
presented to support this work. It is shown that competition between the natural 
process of thermal generation in semiconductor junction and ISI can be harnessed to 
produce either facilitating or depressing synapses.
Since the recovery of Cl from the deep depletion state can take the order of seconds, a 
minority carrier injector is introduced to control this relaxation process, thereby 
making the synapse more programmable. A small fixed negative voltage Vp is applied 
on the fixed charge injector, enabling the forward biasing of the n+-p junction formed 
by the N+ implant and the p-substrate of the synapse. The lateral drift of charge onto 
the output node will result in a transient current spike. The ISI of sequential pre- 
synaptic signals will influence the spike amplitude due to the time-dependence of the 
charge generation associated with the recovery of C l. Therefore the pre-synaptic 
signal can effectively modulate the output spike amplitude according to the fraction of 
weight charge available for transfer.
This chapter has also presented a programmable dynamic synapse in a single 
semiconductor device comprising of an injector MOS transistor operating in 
subthreshold and two MOS capacitors in proximity to the transistor. The injector 
transistor serves to replenish the charge in the inversion layer of the MOS capacitor, 
which stores the weight, and consequently provides the synapse with the ability to 
facilitate over a large frequency range. Simulation results have been presented to 
show this behavior. A pre-synaptic spike to the second MOS capacitor removes the 
charge in the inversion layer resulting in a current spike at the output node: this node 
voltage can be used to stimulate a point neuron circuit. The amplitude of the spike 
correlates with the level of charge in the well, which is controlled by the associated
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gate voltage: this correlation is used to implement synaptic plasticity. The synapse is 
compact and since it operates in transient mode, its power consumption is negligible.
In conclusion, this chapter presents device concepts for programmable dynamic 
synapses in spiking neural networks. By using the innate properties of 
semiconductors, the charge coupled synapse capable of mimicking spiking and 
programmable dynamics, serves as the compact component for implementing neural 
networks in silicon. The novel silicon synapses will provide core building blocks that 
are not only biologically plausible but have the potential to significantly advance the 
hardware implementation of spiking neural networks towards the biological-scale, 
using well proven and robust silicon technology.
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CHAPTER 5 SILICON NEURON STANDARD CELL
Section 5.1 Introduction
In this chapter we first review the operation of a spiking neuron cell containing n pre- 
synaptic neurons Ii -  In with associated synapses (Si—Sn) and one output neuron, I0, as 
shown in Fig. 5.1. Consider the case when the pre-synaptic neuron Ii outputs a spike 
which eventually reaches synapse Si. At the instant Si receives a spike it must emit a 
‘weighted’ time decaying post-synaptic potential (PSP) where the characteristic shape 
of this signal is of paramount importance to the computational ability of neuron cells. 
The PSP is a transient waveform with significantly different rise and fall time 
constants caused by the loading effect associated with the post-synaptic membrane. At 
the point neuron, temporal summation of all incoming PSPs is performed and if this 
aggregate exceeds a threshold, a spike is emitted and communicated along the axon to 
other neurons: temporal summation gives a measure of the coincidence of all 
incoming spikes. Therefore, temporal summation of PSPs and thresholding are crucial 
to information processing in spiking neurons and are also considered in the following 
hardware model. These biological characteristics provide the basis for this work.
Fig. 5.1 SNN fragment with n pre-synaptic neurons, Ii - 1„, and one output neuron, I0. S! -  S„ are 
the synaptic weights.
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A large number of neuron circuit ideas have appeared in the literature over the last 
few decades, as reviewed in Chapter 1. The conductance-based ideas are capable of 
imitating the processing of the cortex, which is made of a large number of complex 
non-linear oscillatory neurons exhibiting a variety of inherent firing patterns, but they 
are intractable and consume large silicon area. The alternative ideas based on the 
phenomenology are also powerful and can perform firing behavior without complex 
circuitry. In its simplest form, the integrate-and-fire (I&F) neuron model consists of a 
capacitor and a threshold device [1]. Fundamentally the neuron cell membrane acts as 
a capacitor where the potential of the cell membrane can be modeled as the response 
of a capacitor to an injection of current. In response to a stimulant current the 
capacitor is charged, and when the potential reaches level, a spike is produced and the 
potential subsequently returns to the resting potential.
In this chapter, a biologically plausible silicon neuron cell based on the recently 
developed charge coupled synapses is presented. This silicon synapse produces a 
weighted spike characteristic using a single device and when embedded in a point 
neuron cell, a time-dependent output is produced. The signals from charge coupled 
synapses are integrated as the summed current by a current mirror configuration 
where the array of synapses can be connected via a common output node. The 
functionality of thresholding is realized by a CMOS inverter, which accumulates the 
weighted charges and captures the time-dependency of the post-synaptic membrane 
decay, mimicked by the charge leakage through a reverse-biased diode or a leaky 
transistor. Correspondence is made between the semiconductor relaxation processes 
and biologically relevant responses such as PSP and refractory period.
The rest of the chapter is organized as follows. In section 5.2, the principles and 
operation of the neuron cell circuit are discussed. Section 5.3 presents the simulation 
results of the neuron cell circuit. The simulation results on the integration of 
programmable synapses described in Chapter 4 are presented and discussed in Section 
5.4 and Section 5.5. Section 5.6 deals with a description of an alternative silicon 
neuron cell based on the conventional neuMOS device. Discussion and conclusions 
are given in section 5.7.
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Section 5.2 Analog Neuron Cell Circuit
In ideal spiking neurons if the sum of the inputs, from different dendrites, surpasses a 
particular threshold then a spike is produced which propagates along the axon to other 
synapses. A simple implementation of I&F model is the axon-hillock circuit proposed 
in [2 ], which comprises an integrating capacitor connected to two inverters, a 
feedback capacitor, and a reset transistor driven by the output inverter. They are 
widely used in the realization of neural coding and large networks. The similar 
concept presented here however, represents a new paradigm to incorporate a spiking 
neuron with the novel charge coupled synapses, which has the potential to build more 
biologically plausible neural networks in hardware towards compactness and low 
power.
The circuit diagram of the proposed silicon neuron cell is shown in Fig. 5.2. M1-M2 
constitutes a current mirror which is used to facilitate the integration of the weighted 
current spikes from a number of «-type charge coupled synapses. Current mirror 
action reflects i(t) at the drain terminal of M2 and we define the time-dependent 
voltage at this terminal as FPsp: the post-synaptic membrane node potential. This 
current charges the membrane node which drives the CMOS inverter consisting of M3 
and M4, hereafter defined as CMOS34, while simultaneously a reverse-biased diode 
D1 provides a leakage path for the discharge of this node. This charge leakage 
effectively mimics the decay of the membrane potential of biological neurons (Note 
that a MOS transistor biased in subthreshold could also be employed as a leakage path 
and this could offer the ability to tune the Fpsp). A sufficiently large number of 
synaptic outputs will cause FPSP to reach the switching threshold of CMOS3s4, which 
will generates an output hi-lo transition. As a result, the output of CMOSs^, which is 
fed to the subsequent synapses, makes a lo-hi transition, thus turning on M7. The 
neuron is said to have fired. The gate of CMOS3,4 is discharged through M7 and FPsp 
is reset to zero until the time when another synaptic input is received.
The charge coupled synapses presented in Chapter 3 are directly connected to the 
drain of Ml via a common output terminal. The leakage of charge through the n -p  
junction at the synapse output terminal and substrate, is controlled by thermal 
generation and this process is orders of magnitude greater than the aforementioned
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charge transfer time. Therefore we can consider that no charge is lost during the 
summing operation. A refractory period is present after the integration of the spiking 
currents because the recovery of the silicon synapses from the deep depletion 
conditions takes the order of milliseconds when the lifetime quenching is employed. 
Note that the programmable dynamic synapses presented in Chapter 4, are capable of 
injecting minority carrier electrons to facilitate and control this relaxation process.
Fig. 5.2 The analog spiking neuron circuit with an array of «-type charge coupled synapses 
described in Chapter 3. The integration and thresholding functions are implemented by using the 
current mirror configuration (Ml and M2) and CMOS inverters (CMOS3i<; CMOS5i6) 
respectively. Leaky diode D1 provides a leakage path for the discharge of the membrane node. 
The feedback to M7 ensures that the neuron resets after firing.
Section 5.2.1 Synapses-Neuron Interfacing
Firstly, consider the charging/discharging voltage on the output terminal of the 
synapses, Ve3, when the weight charge packets Qw are being transferred from the 
array of synapses to the input of CMOS3 4. The node voltage transient, SVe3, will be 
determined by the node capacitance and to estimate this capacitance, assume that 
there are n synapses common to this node. Therefore the associated capacitance is
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«Cfn, where Cfn, defined in Fig. 3.6, is the depletion capacitance associated with the 
n -p  junction at the output of the charge coupled synapse. The total capacitance of the 
common output node is therefore 2CgJ/nCm  ~ «Cfn for large «: Cgs is the gate-source 
capacitance of M l and M2, hence the factor 2. Assuming that the charge transfer from 
the weight storage well to output terminal is instantaneous, then the output node 
voltage will drop by SVE3 and subsequently increase because of the charging current 
through M l. Consider a worst case where SVe3 is such that Ml is operating in the 
subthreshold region for the duration of the transfer with a drain current, i(t), given by:
f
Kt) = h  exp
V
sv,E 3
mV,t /
(5.1)
where Vt is the thermal voltage; m and Io are the gate channel coupling and off-current 
associated with M l respectively: m = 1.5, equivalent to a typical subthreshold slope of 
90mV/decade, and /o~10'12A are typical values consistent with a threshold voltage of 
about 0.7V. To obtain an expression for the time-dependency of 8 Ve3 we can write 
that:
f
h  exP
VmV, ,
= n Cn^FN
d5VE,
dt
(5.2)
Solving ( 5 .2 ) with the initial condition 8Ve3 =  8Ve 3 ( ~ 0 w / « C f n )  at t =  0, and final 
condition 8 VE3 = 0 at t = rr, gives:
IpTr
nCFNmV,
= 1 -  exp ( - S V .A
mV,
(5.3)
i /
where rr is the duration of the transfer of gw from synaptic output node to the input of 
CMOS3,4: essentially rr is the time taken for Fpsp to reach its peak value, which sets 
the fan-in for the neuron circuit. For biological neurons, rr is typically of the order of a 
few milliseconds and for the purpose of the following calculation a value for rr of 5ms 
is used. Based on the approximation that 8 VE3>mVt for most of the charge transfer 
process, (5.3) can be re-arranged to give an estimate of the fan-in, «, for the specified
Tr:
« IpTr
Cfn m C,
(5.4)
• 15 3Consider a 1pm process where the substrate doping is 10 cm' , and assume a one­
sided step junction approximation, Cfn is estimated to be of the order of 5xlO'l6F.
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Therefore, substituting a value for rr of 5ms into (5.4) gives an approximate value for 
n of 266. The analysis highlights that the maximum number of synapses in an array 
that can share the output node is limited by ryand other process dependent parameters. 
However, the number of synaptic inputs can still be scaled by having k arrays where 
the total number of synapses (fan-in) would then be nxk in a massively parallel 
computing system.
Section 5.2.2 Current Mirror Operation
All n synaptic output signals are integrated onto the drain of M l. The transfer of 
weight charge packets results in a current i(t). Two ^-channel devices which can be 
triggered by i(t) are required in the current mirror configuration. Therefore the 
accumulated charge is transferred to the drain of M l, the reference current i(t) 
increases and is mirrored as iswa(t) in M2. The current /sum(0 charges the node and 
hence gate voltage Fpsp of the first CMOS inverter, and D1 is then under reverse bias.
Assume matched /^-channel MOS transistors, Ml and M2. Consider the case that the 
signal from the synaptic array is large enough to enable Ml and M2 to operate above 
threshold. The current for Ml (assuming a long channel device) in saturation, whose 
source and substrate is connected to Fdd, is given by:
KO = mC0
fV, (âVE3(t) - v j
L, 2 m
(5.5)
where n is the mobility; Cox is the oxide capacitance; W\ and L\ are the channel width 
and length of Ml respectively; m is the gate channel coupling.
By re-arranging (5.5), the current i(t) from the synaptic array sets the Ve3 to:
vE 3 (0 = vr + vdd - 2/(QA»coxwx (5.6)
The transistor M2 is then controlled by VE3, and the saturation current /sum(i) is 
obtained:
ÍsuJ 0  = mCox
w2 (svE3(t)-vTy
L2 2m
(5.7)
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where W2 and L2 are the channel width and length of M2 respectively; m is the gate 
channel coupling.
Substitute (5.6) into (5.7), the current /'SUm(0 is expressed as a function of i(t):
*»»(0 = « x *(0 (5.8)
where a  = W2L\/(W\L2) is the ratio of aspect ratios for Ml and M2. Note that a  >1 
allows current signals to have a fan-out greater than one and each output can be scaled 
using an appropriate W/L ratio. If Ml and M2 are matched in all respects, isum(t)= i(t). 
After the spike emission period, Ves is driven back to Vm causing the resetting of the 
common output terminal of the synaptic array.
In practice, there will be a mismatch error of the current mirror due to variation in the 
W/L ratios and threshold voltages. The geometry-dependent mismatch contributes a 
fractional current error that is independent of bias, and the mismatch error due to 
threshold voltages increases as (SVe3~Vt) is reduced. The current mirror may also 
generate an error, arising from the mismatch of drain voltages as the current depends 
on the drain-source voltage for each transistor. This ‘early effect’ is slight for MOS 
transistors acting in subthreshold. Above threshold, the output characteristic is not 
very flat unless we make the channel lengths (L\ and L2) large. However, these 
mismatch errors are small compared with the total output current from the synaptic 
array, so can be negligible in the implementation.
Section 5.2.3 Membrane Potential Generation
Referring to Fig. 5.2, consider n parallel connected synapses each of which generates 
a weighted transient current spike where the total current from all spikes i(t) is 
summed at the drain terminal of Ml as:
m - £ u v f »)  (s-9)
0
where in(Vjijn) is the weighted current spike associated with the nth synapse; V^n is the 
associated weight voltage. If ideal mirror operation is assumed, then i(t) will flow in 
the drain terminal of M2 charging the gates of CMOSa^ and consequently Fpsp will 
increase. To obtain a quantitative analysis of the discharging of the membrane voltage
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Fpsp consider the case where only the «th synapse has activated and the time taken to 
transfer the associated charge to the gate of CMOS34 is rr. In this case the maximum 
membrane voltage value at t = Tr is defined as:
V p s p  (  T r )  ~
1 t  r (5.10)
C ( ) N  ( y P S P  ( T r  ) )  0
where C o n ( F p s p ( ty) )  is its associated membrane node capacitance. The leakage path is 
via the reverse-biased diode D1 as shown in Fig. 5.2. In order to analyze this 
discharge, the equivalent circuit of Fig. 5.3 is considered. C d ( F p s p )  represents the 
depletion capacitance of the diode D l, and Cp the capacitance at that node, namely the 
input capacitance of CMOS3;4, the drain capacitance of M2 and other parasitic 
capacitance. It is assumed that the capacitances represented by Cp are independent of 
voltage for the purpose of this analysis.
/(O ^PSP
Fig. 5.3: Equivalent circuit for the discharging of the membrane node of the neuron circuit.
The charge on the membrane node capacitance C o n ( F p s p )  ( =  C d ( V p s p )  +  C p)  will leak 
away through the reverse-biased depletion region associated with the diode according 
to:
i t (rrsr) = -{c Diy rsr) + c r \ I T ^ -  (5 .ii)
Assuming a one-sided step junction diode we have that:
CD (VPSP ) ~
fgfo
Wd(Vpsp)
(5.12)
where fVd(Vpsp) is the voltage (and hence time) dependent depletion width associated 
with C d ( F p s p ) .  The leakage current /g(Fpsp) in silicon is dominated by thermal
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generation of electron-hole pairs in the reverse-biased depletion region associated 
with the diode. Hence it can be obtained that:
qn,Wd(VPSP)
j g<yPSP)= (5.13)
where rg is the minority carrier generation lifetime.
Equating (5.11) and (5.13), substituting for C d ( E p s p )  using (5.12) and separating 
variables gives:
t -i Vpsp
- \ * = -  1
g,/g0 C „
WAVpsp)2 Wd(Vpsp)
dV,PSP (5.14)
'  g  T r  Q  V PSP( T r ) l
where Fpsp(rr) is the spike voltage given by (5.10). From one-sided p-n junction 
theory the depletion width is expressed as:
Wd(VPSp) = I o (Ifa + K>sp) (5.15)
where V\,\ is the built-in voltage of the p-n junction. Substituting for fVd(FPSp) in (5.14) 
using (5.15) and integrating gives:
t(Vpsp) = ~2 77,
In V b i + V P SP
V » + V p s p ( * r ) .
+c„ S Ä w I V + vy  b i T  v  PSP
Y
Vbi + VPSP{Tr) 1
(5.16)
which is a transcendental equation in Epsp and is readily solved numerically. It should 
be noted that the approximation that rr«t(Epsp) has been made. If we consider n 
spikes then each spike will add a voltage increment, whose magnitude is given by 
(5.10), to the input summing node of CMOSs^. However, the maximum voltage at 
this node will depend on the weighting of each of the current spikes and their 
temporal distribution. Given that enough current spikes arrive within the time frame 
for temporal summation to cause the voltage at CMOS3 4 input to equal its switching 
threshold, then the inverter will change state and the neuron is said to have fired. Note 
that because the output of the neuron will drive charge coupled synapses on the next 
layer, it is only required to generate a voltage pulse lasting a few nanoseconds which 
is sufficient time to release the weight charge packet as described in Section 3.4. 
With reference to Fig. 5.2 the feedback path (F0 to M7) ensures that the neuron cell is 
reset after firing. Prior to the firing state the output of the neuron cell V0 is 0V and 
when the cell fires VD increases rapidly causing the gate voltage on M7 to increase. 
This action discharges the membrane node, the neuron resets and the output V0 is
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constrained by the feedback to be a very short voltage spike. However, at architectural 
level this simple feedback arrangement will need to be modified to incorporate a 
process independent delay which will ensure that the output of the second inverter has 
a fan-out capable of driving multiple subsequent synapses.
Section 5.2.4 Thresholding Operation
The CMOS inverters are employed in the circuit to perform the thresholding function 
which plays an important role in neuron computation. The switching threshold F fh  for 
CMOS inverter is defined at the point where the input and output voltages are equal. 
Assume the voltage supply is high enough so that the transistors operate in saturation. 
The expression for F fh  is given by:
where Vn  and FT4 are the threshold voltage of M3 and M4; Fsat3 and Fsat4 are the drain 
saturation voltages for M3 and M4 respectively; r= W3L4 V ^ l ( W4L3 Fsat4) assuming 
equal oxide thickness. Therefore the switching threshold of the electronic neuron is 
determined by appropriate sizing of M3 and M4 although it is worth noting that 
application of substrate bias to one or both of those transistors allows further 
adjustment of the threshold via VT. We do not discuss further the thresholding 
function here since it is the typical operation of a CMOS inverter.
Section 5.3 Simulation Study of Neuron Cell Circuit
There are mainly two kinds of synapses: excitatory synapse and inhibitory synapse. 
Excitation often results in synchrony and inhibition in asynchrony. Recent studies 
have revealed that mutual inhibition impedes spiking, pushing synchronous neurons 
apart, whereas mutual excitation brings the neurons together [3]. However, these 
relationships can be reversed by synaptic delays. When inhibition lags network 
activity, it pushes out-of-phase neurons into phase in subsequent cycles, promoting 
synchrony. Intuitively, delay provides an opportune period for neurons to spike
V' Th (5.17)1 + r
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together before inhibition arrives. On the contrary, delayed excitation impedes 
synchrony by promoting out-of-phase spiking [4], We now examine the synchrony 
and asynchrony of the neuron circuit triggered by the excitatory charge coupled 
synapses. The analog neuron circuit is simulated in PSpice. The models are those 
from an AMS 0.35pm CMOS mixed-signal process and are summarized in Table 5.1. 
The threshold voltages of the p- and «-channel transistors are -0.68V and 0.49V 
respectively. For all the transistors, the same width and length are used (JV-L^ 1.2pm). 
The output of the charge coupled synapses is represented by using current pluses of 
amplitude 1.2pA for each activated synapse. The power supply Fdd was set to 3V.
Table 5.1 0.35pm Spice model parameters
Parameter PMOS NMOS
W 1.2  pm 1.2  pm
L 1.2 pm 1.2  pm
LEVEL 2 2
LD 0.15 pm 0.15 pm
TOX 7.754E-9 m 7.575E-9 m
VTO -0.68 V 0.49V
KP 6.634E-5 A/V2 2.161E-4 A/V2
NSUB 101E+15 cm'3 212E+15 cm'j
GAMMA 0.4 V 1'2 0.58 V ,/2
PHI 0.815 V 0.853 V
UO 148 cm2/V-s 475.8 cm2/V-s
UEXP 0.324 0.324
UCRIT 1.854E+7 V/cm 2.125E+9 V/cm
DELTA 0.01 1.442E-2
VMAX 1.158E5 m/s 1.338E5 m/s
XJ 3E-7 m 3E-7 m
LAMBDA 0.06 V 1 0.06 V' 1
NFS 1E+ 1 2  cm'2 1E+12 cm'2
NEFF 0.585 2.541
NSS 1E+11 cm'2 1E+ 1 1  cm'2
RSH 129 Q/sq. 70 O/sq.
PB 1.02 V 0.69 V
CGDO 8.6E-11 F/m 1.2E-10 F/m
CGSO 8.6E-11 F/m 1.2E-10 F/m
CJ 1.36E-3 F/m* 9.4E-4 F/m2
MJ 0.56 0.34
CJSW 3.2E-10 F/m 2.5E-10 F/m
MJSW 0.43 0.23
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Section 5.3.1 Synchronous Signal Response
In this experiment, 100 synapses were activated concurrently and the accumulated 
peak in current is 120pA. The membrane node voltage Fpsp at the gates of CMOS3 4 is 
shown in Fig. 5.4. The voltage, following the rise of the synaptic signal, has a fast rise 
time reaching a peak value 2.9V which causes the CMOS34 inverter to change state, 
causing a state transition of CMOS5 6. This demonstrates the firing of the biological 
neuron. Due to the charge leakage through the reverse-biased D l, the membrane 
potential shown has a much slower fall time of the order of milliseconds, exhibiting 
the characteristic shape observed in biological neurons. However, the leakage current 
is temperature dependent, and as previously stated, there is a need to increase the rate 
of the decay to take advantage of the much higher speed of electronics compared to 
biological processes. This will be addressed later.
-1 0 1  2 3 4 5 6 7 8 9  10
Time (ms)
Fig. 5.4 The membrane potential KPSp when the spikes are generated by the synapses at the same 
time.
Section 5.3.2 Asynchronous Signal Response
Fig. 5.5(a) shows the accumulation of successive PSP signals when the synapses emit 
spikes with various synaptic time lags. In this simulation, there are 30 active synapses
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divided into 6 groups where each synapse is activated at the same time with an 
interval between each group. The feedback transistor M7 was removed in this instance 
to prevent the neuron cell from resetting. The associated accumulation of charge 
produces the Fpsp shown in Fig. 5.5(a). Therefore, the threshold is reached and the 
CMOS5,6 inverter is triggered to send out a spike, as shown in Fig. 5.5(b). The plots 
demonstrate the ability of neuron circuit to aggregate successive input signals over 
time, in a manner reflective of biological neurons. Because the membrane node 
discharging is of the order milliseconds, the accumulation performance is limited by 
the interval between each group. If we assume 3ms interval, the majority of charges 
are used to compensate the leakage rather than commit to neuron's firing.
(a)
Time (ms)
(b)
Fig. 5.5 (a) The membrane potential FPsp when a series of spikes are generated with various time 
lags; (b) The output voltage of the second inverter CMOS5i6. The neuron fires when the 
membrane potential exceeds the threshold of CMOS inverter.
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The ability of the neuron circuit to reset itself after firing is demonstrated in Fig. 5.6. 
When the switching threshold of CMOS56 is reached, it undergoes a lo-hi transition 
and the neuron is said to have fired, at which point M7 is turned on and Ppsp is reset to 
OV. Any spike arriving after the resetting of the membrane node will contribute to the 
subsequent firing events. Both the switching threshold of the inverters and the 
duration of V0 are set by the aspect ratios of the transistors in the inverter array; 
further adjustments would be possible through the application of a substrate bias.
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Fig. 5.6 The membrane potential FPSp is reset after neuron’s firing.
An estimate of the time required for Fpsp to decay away for a given Fpsp, as expressed 
by (5.16), is plotted in Fig. 5.7. From the shape of the plots obtained with the lifetimes 
of lps and 0.1 ps, it can be concluded that for smaller spikes the decay time of Fpsp is
proportional to -Jvpsp , while for larger spikes the decay time can be expressed as a
function of ln(Fpsp), which is more characteristic of biological neurons. The result 
shows clearly that biologically plausible membrane potentials are realizable for a
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range of spike voltages. It should be noted that rg~l-10|o,s or greater is not untypical 
for production grade silicon, resulting in rather long relaxation times in the range of 
ten to hundreds of milliseconds. However, there are reliable and reproducible 
methods, typically used in power devices, to ‘quench’ the lifetime. By such means we 
can reduce rg to the nanosecond regime and hence f(Ppsp) to biologically plausible 
values of a few milliseconds apparent in Fig. 5.8. As an alternative, ‘leakier’ diodes 
with reverse leakage dominated by the Zener tunneling process, which is weakly 
dependent on temperature, could be employed, as described in the next section. Such 
a diode could be realized using the source implants for the p- and «-channel devices 
within a CMOS process flow. By these means, biologically plausible PSP response 
could also be realized.
Fig. 5.7 Total decay time of FPSP as a function of the amplitude of FPSP with generation lifetime as 
a parameter. Curves are for Tg=lps and O.lps.
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Fig. 5.8 Fpsp (normalized) decay on the membrane node (input node of CMOS3 4) for rg=0.01ps, 
as predicted by (5.16).
Section 5.4 Integration of Synapses with Charge Injector
As described in Chapter 4, the charge coupled synapse requires times of the order of 
seconds to re-establish the weight charge packet 0 w after the activation of the 
synapse. A minority carrier injector, presented in Section 4.4, is introduced to control 
this relaxation process. This serves to make the synapse more programmable and less 
process dependent. The programmable synapse can implement operation associated 
with biological synapses by setting the ISIs to microseconds. The neuron cell contains 
many synapses whose outputs are aggregated to produce a membrane voltage 
response as illustrated in Fig. 5.9. Therefore if the program voltage Vp of the synapse 
is set to -0.3V, and the pre-synaptic spike frequency is restricted to 100Hz, the 
facilitation behavior of synapses and neurons can be implemented. If the spike 
frequency goes beyond 100Hz, the depression behavior will be observed. The circuit 
was simulated in PSpice using 0.35pm CMOS technology parameters given in Table
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5.1. Vdd was set to 3V. Input current pluses were presented to the circuit representing 
the dynamics of the outputs from the synapses. The transistor for the resetting of the 
membrane node was removed in the simulation here.
Fig. 5.9 Neuron cell circuit with its associated array of charge coupled synapses with fixed charge 
injectors.
A low breakdown (4.7V) leaky zener diode D1N750, whose reverse leakage is 
dominated by Zener tunneling, is employed to form the leakage path (diode D1 in Fig. 
5.9). This diode allows for the discharge of the Fpsp which in turn, mimics the 
decaying of the membrane potential in biological neurons. Fig. 5.10 shows the reverse 
I-V curve of the zener diode. Good correlation between the modeled and measured 
characteristic is evident. A ‘leaky diode’ is readily formed using the contact implants 
of p-type and «-type MOS transistors. It has the advantages of very small temperature 
dependence, as Zener dominated leakage depends on the temperature dependence of 
the energy band gap, and compactness.
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Voltage (V)
Fig. 5.10 Measured and modeled I-V curves of the reverse-biased zener diode with breakdown 
voltage of 4.7V.
Section 5.4.1 Synchronous Synaptic Signal
The membrane potential FPsp and the neuron output V0 following the application of a 
series of pre-synaptic signals with 10ms ISI are shown in Fig. 5.11. In this case all 
100 synapses are activated concurrently. The relaxation process of each synapse is 
controlled by the program voltage of -0.3V enabling the weight charge packet to be 
generated within 10ms. Therefore each time the pre-synaptic spike arrives, the 
synaptic array will transmit the same amount of charge to the neuron cell, having the 
same influence on the membrane potential as demonstrated in Fig. 5.11. Since the 
membrane potential rises up quickly due to synaptic charge release and then beyond 
the switching threshold, the CMOS inverters are triggered to produce a significant 
change in output, the neuron is then said to have fired. It takes about 10ms for the 
charge to leak away through the reverse-biased zener diode effectively mimicking the 
repolarising process in the biological neuron cells.
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Fig. 5.11 Membrane potential and neuron output in response to the signal from an array of 
synapses, which are activated at the same time. The pre-synaptic spike arrives at the synapse 
array at 5ms, 15ms, 25ms, 35ms, and 45ms, with the ISI of 10ms. The weight charge packet in 
each synapse can be re-generated within 10ms due to the charge injection (Fp=-0.3V).
The response of the neuron cell circuit, for the case of 1ms inter-spike interval (ISI), is 
shown in Fig. 5.12. The first membrane potential spike, which is large enough to 
trigger the neuron to fire, reflects the weight charge packet in the full storage well of 
the synapses. Since the storage well of each synapse can not be refilled within 1ms, 
the subsequent small amount of charge gw from the synapses is unable to charge the 
membrane node to the threshold required to fire the neuron, exhibiting the depressing 
behavior as shown in the figure.
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Fig. 5.12 Membrane potential and neuron output in response to the signal from an array of 
synapses activated at the same time. The pre-synaptic spike arrives at the synapse array at 1ms, 
2ms, 3ms, 4ms, and 5ms, with the ISI of 1ms, which is too short to allow the weight charge packet 
to be fully re-generated in the storage well in each synapse.
Section 5.4.2 Asynchronous Synaptic Signal
Fig. 5.13 shows the membrane potential for a number of sequential spikes from five 
synaptic groups, each of which has 20 synapses, in response to two pre-synaptic 
spikes with 10ms ISI. With 0.1ms time lag, the spikes emitted by the five groups of 
synapses are accumulated at the membrane node, causing the potential to increase
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gradually. As soon as the threshold is reached, the neuron fires and sends out a spike, 
as shown in Fig. 5.13. Due to the charge injection, the storage well of each synapse 
has been fully refilled when the second pre-synaptic spike arrives at the synaptic 
array. Therefore the same spiking behavior is observed at the membrane node and 
neuron output node. Note that the interval between five groups of synapses is chosen 
such that the accumulation will not be inhibited by the charge leakage, which takes 
the time of the order of milliseconds.
0 2 4 6 8 10 12 14 16 18 20
Time (ms)
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Time (ms)
Fig. 5.13 Membrane potential and neuron output against time for sequential facilitating signal 
from 5 groups of synapses with 0.1ms time lag. The ISI of two pre-synaptic signals is 10ms. The 
weight charge packet in each synapse can be re-generated within 10ms due to the charge 
injection (FP=-0.3V).
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Finally, the membrane potential, induced by the spikes from five groups of synapses 
in responses to two pre-synaptic spikes with 1ms ISI, is shown in Fig. 5.14. After the 
firing of the neuron caused by accumulative signal from five groups of synapses, the 
leaky diode conducts a large current. The synapses are then inhibited since the ISI of 
lms is too short to allow the synapse to fully recover the storage well. Therefore the 
upcoming charge emitted by the inhibitory synapses is unable to balance the leaky 
charge. Such a small amount of charge has a negligible effect on the firing activity of 
the neuron.
0 2 4 6 8 10
Time (ms)
Fig. 5.14 Membrane potential and neuron output against time for sequential depressing signal 
from 5 groups of synapses with 0.1ms time lag. The ISI of two pre-synaptic signals is lms, which 
is too short to allow the weight charge packet to be fully re-generated in the storage well in each 
synapse.
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Section 5.5 Integration of Synapses with Injector Transistor
In this section an array of programmable dynamic synapses with the modified neuron 
cell circuit is considered and developed, as shown in Fig. 5.15. Referring to Section 
4.5, successive spikes from the pre-synaptic neuron are applied to the gate of the 
MOS capacitor C2 and repeatedly empty the well under C l, of charge. After each 
spike event, the well is filled by charge delivered from the injector MOS transistor 
Mi, which operates in the subthreshold regime. The magnitude of this subthreshold 
current, which is controlled by the gate voltage, sets the minimum ISI associated with 
the pre-synaptic train. As before, the neuron cell circuit consists of a current mirror 
configuration but rather than a leaky diode, a leaky transistor M7, operating in 
subthreshold, is used. This removes process dependence and adds further 
programmable control to the cell via Prune- Current spikes from the array are summed 
in the drain terminal of Ml and mirrored in the drain terminal of M2. Therefore, the 
total current, representing the integration of temporal and spatial spikes from n 
synapses, charges the membrane node potential Fpsp. However, this node slowly 
discharges due to leakage by subthreshold conduction in M7, showing a characteristic 
latency-intensity function of biological neurons where there is a progressive decrease 
in latency of membrane potential with increasing input strength. Moreover, by 
varying the gate voltage, Prune of this transistor, the voltage decay time constant 
associated with F p s p  is altered: the voltage decay rate at this node is dependant on the 
capacitance and voltage at the node and the magnitude of the subthreshold current in 
M7. Note that Fpsp can also be used to drive existing conductance-based and 
phenomenological point neurons [5].
The neuron cell circuit of Fig. 5.15 was simulated in PSpice using the AMS 0.35pm 
CMOS mixed-signal process. The threshold voltages of the p- and «-channel 
transistors are given in Table 5.1. For all the transistors, the aspect ratio is unity. The 
voltage Prune was set to 0.2V and Fdd was set to 3V. An array of two synapses was 
considered to be integrated into the neuron cell circuit. The program voltage Fp of 
each synapse was set to 0.3V enabling the synapse to re-establish the weight charge 
packet in 12ms. The output current spikes of the synapses were modeled by a
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piecewise linear current source, representing the dynamics of the synaptic outputs 
shown in Fig. 4.16.
Fig. 5.15 Neuron cell circuit with an array of programmable dynamic synapses. The outputs of n 
synapses are summed in the current mirror circuit which charges the membrane voltage FpSp.
The membrane potential and the output of the neuron cell are shown in Fig. 5.16. The 
first membrane potential spike increases with the signal from synapse array then 
reaches the threshold of the neuron. The CMOS56 inverter makes a lo-hi transition 
and the neuron is said to have fired. The detailed form of the membrane potential is 
shown in the inset. The decay of the membrane potential is in 0.1ms, and is tunable by 
varying the Vjune. For the pre-synaptic spike train with the ISI of 12ms, the synapse 
array will produce the same output current to the neuron. Therefore the second 
induced membrane potential reaches the switching threshold and the neuron exhibits 
the same firing behavior as before.
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Fig. 5.16 The membrane potential and neuron output for two successive pre-synaptic spikes with 
12ms ISI. The program voltage Vp is 0.3V, allowing the synapse to re-establish the weight charge 
packet in 12ms. KTune is 0.2V. The inset shows a more detailed view of a membrane spike, which 
lasts a hundred microseconds.
If the ISI of two successive pre-synaptic spikes is 2ms, the activated synapses will 
produce a relative low output current as shown in Fig. 4.16. Therefore the first spike 
of the membrane potential, reflective of the full storage well, will trigger the neuron to 
fire and decays in 95ps. While the subsequent weak stimuli is unable to manage to get 
the membrane potential over threshold, inhibiting the neuron to perform the firing
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activity as shown in Fig. 5.17. The latency of the second spike of membrane potential 
is 60ps.
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Fig. 5.17 The membrane potential and neuron output for two successive pre-synaptic spikes with 
2ms ISI, which is too short to allow the synapse to re-establish the weight charge packet. FTllne is 
0.2V.
The facilitation behavior resulting from successive spikes from one activated synapse 
is demonstrated in Fig. 5.18. In this plot an input spike train of 1MHz, corresponding 
to an ISI of lps, was applied to the drain of M l: the parameters for the simulation are 
shown in the inset. As soon as the switching threshold of CMOS34 is reached, the
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neuron circuit fires. Note that the transfer of charge from the well in the synapse to the 
membrane node Fpsp can be considered to be instantaneous. However, as the number 
of synapses is increased the associated capacitance of the N+ diffusion regions also 
increases and consequently the charge transfer rate will diminish. It can be shown that 
the number of synapses, or fan-in, is limited by the transfer rate, which correlates with 
the magnitude of this capacitance. Re-arranging (5.4) shows that the transfer duration 
is related to the fan-in n and N+ node diffusion capacitance Cfn by:
r r =
f  mV,^
V h  y
nCF N (5.18)
where m and 7o are the gate channel coupling and off-current associated with Ml 
respectively. Clearly the transfer duration t> is proportional to n and this relationship 
will have important implications for scaling.
Time (ps)
Fig. 5.18 Facilitating response of the membrane potential FpSp to a series of pre-synaptic signals 
with ISI=lps.
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The simulation results clearly demonstrate the facilitating capability where a simple 
current mirror configuration can sum temporal/spatial spike distributions and 
represent the aggregate as a voltage at the membrane node. The significantly different 
rise and fall time constants commonly associated with the membrane node potential is 
controlled by using the subthreshold leakage current of a MOS transistor. It is worth 
noting that in practice, the differing drain voltages on each branch of the current 
mirror will result in a mismatch of the two drain currents. However this not a concern, 
since the main function of the current mirror configuration here is to provide a 
summing action of synaptic outputs and to transfer the associated charge onto the 
capacitance associated with the membrane node potential.
Section 5.6 Neuron MOS Transistor
In this section an alternative approach for spiking neuron cell implementation is 
described. The neuron is implemented as a multi-input floating gate MOS transistor 
(neuMOS) providing the weighted summation and thresholding functions [6], The 
charge coupled synapse, presented in Chapter 3, is connected to a sub-gate of a 
neuMOS via a ‘self biasing’ floating diffusion region realizing a compact lower 
power standard neuron cell.
Section 5.6.1 neuMOS Principles
The basic structure of the neuMOS is shown in Fig. 5.19(a). This «-channel MOS 
transistor has multiples of input gates capacitively coupled to a common floating gate. 
The input voltages and coupling coefficients are illustrated in Fig. 5.19(b), where V¡, 
V2, . . . , Vn are the input voltages; C1, C2, . . . , Cn are the coupling capacitance 
between the floating gate and each input gates; Co is the coefficient between the 
floating gate and the substrate; VF is the floating gate voltage.
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Fig. 5.19 (a) Schematic drawing of the neuMOS structure; (b) Capacitive model of the neuMOS.
The initial net charge on the floating gate is assumed to be zero, and it is noted that no 
actual charge injection occurs during the device operation, rather the floating gate 
potential is modulated by capacitive coupling from the input gates. The substrate and 
source are grounded. Then the floating gate potential is:
C l V ¡ + C 2V2 + . . .  + C nVn
F CT
(5.19)
where Ct is the total capacitance associated with the floating gate, which is given by:
CT = ± C t (5.20)
1=0
This is the most important feature of the neuMOS, which states that the floating gate 
potential is determined as a linear sum of all input signals weighted by the capacitive
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coupling coefficients [6]. The formation of the channel underneath the oxide of the 
neuMOS is controlled by this gate level sum operation. Thus the 'on' and 'off of the 
transistor depend on the result of weighted sum operation. The transistor turns on at 
the condition:
y  C,F1 + C2F2 + -  + C„r„
F  cT T (5.21)
where Vj is the threshold voltage of the transistor as seen from the floating gate.
This threshold operation of the transistor resembles the behavior of a biological 
neuron if the turn-on of the transistor is correlated to the firing of a neuron. Since the 
weighted summation is performed in a voltage mode utilizing the coupling effect, 
essentially no power dissipation occurs in the calculation, making the device ideal for 
VLSI implementation. Note that application of substrate bias to the neuMOS can 
provide an additional tuning capability for the neuron threshold level.
Section 5.6.2 Interconnecting Regime
The charge coupled synapses can be integrated with the neuMOS to form a highly 
compact standard neuron cell, as illustrated in Fig. 5.20 where the schematic and top 
view of the design architecture are shown. Each synaptic output is assigned to one of 
the sub-gate contacts and the synaptic array with common floating diffusion outputs 
can be readily integrated with the neuMOS. Therefore the output of the charge 
coupled synapse is read directly by the point neuron. Due to the capacitive coupling to 
the floating gate of neuMOS, the effective charge transfer to the floating gate 
represents the aggregate of the total charge transferred from all the silicon synapses. 
After the signal is captured by the neuMOS, the floating diffusion and MOS 
capacitors of the synapse relax to equilibrium by thermal generation of charge, 
mimicking the decay process of PSP in real synaptic operation.
As indicated in Fig. 5.20, contact is made by the input line to both the gate of C2 and 
the floating gate of Cl. Feedback of PSPs from the neuron output to Cl is used, in 
conjunction with the signal on the input line, to update the weight voltage Vy, stored in
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the floating gate as well although the physical details of this updating operation are 
not considered here. The necessary conditions on the two connections to the first 
MOS capacitor Cl will enable the localized training dynamics of the neuron cell using 
the Hebbian learning rule. Memory cells controlled by two input control signals have 
been described previously [7] so engineering solutions are available.
Metal Line 1
Input Metal Fr^ e u Ä i u t  Floating 
Line 2 J  Diffusion To 
Output 
Buffer
(b)
Fig. 5.20 (a) Schematic of the basic silicon neuron cell consisting of a neuMOS associated with the 
charge coupled synapses; (b) Top view of the layout.
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Section 5.7 Discussion and Conclusions
In this chapter, the development of different standard neuron cells comprising a point 
neuron and its associated synapses has been presented. The output terminal of the 
charge coupled synapse constitutes the interface with the point neuron. The 
fundamental functionality of the biological neuron cell is implemented by current 
mirror summing, charge integration onto a thresholding inverter and subsequent slow 
leakage of charge via a reverse-biased diode or an MOS transistor in subthreshold. 
The simulations and measurement on the spiking neuron circuit with different synapse 
types have demonstrated a number of key features of the biological neuron cell. This 
simple spiking neuron circuit possesses the potential of large scale implementation of 
massively interconnected neural networks. An alternative approach for the summing 
and thresholding operations has been considered in this chapter, based on a neuMOS. 
Synapses can be assigned to each of the neuMOS inputs. The approach is feasible but 
there are some challenges in implementing it due to the nature of the signal generated 
at the output which requires additional circuitry to de-embed the information.
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CHAPTER 6 CONCLUSIONS AND FUTURE WORK
In the last few decades, much significant research has been carried out on the 
development and deployment of engineering neural network models that can be 
implemented in both hardware and software and used to inspire new paradigms for 
real time computational networks. However, neural systems are difficult to model as 
they consist of many nonlinear elements in massively parallel and have a substantial 
range of time constants. The neural behavior cannot be solved analytically, and the 
speed of the simulation is limited by longest time constant, even for a modern fast 
computer system. By contrast, physical devices such as semiconductors enable the 
neural system models to operate in real time, and make the speed of the system 
models independent of the parallelism associated with these systems. This project 
seeks to develop a compact hardware implementation of synapses that, in so far as 
possible, capture the intrinsic dynamics of real synapses which are the dominant 
building block in neural networks. In particular, the project explores the potential of a 
charge transfer device structure as a synaptic node and a simple circuit as a point 
neuron. The silicon synapse and neuron are constrained to operate under strict low 
power conditions, and offer the potential of scaling to massively parallel networks 
specific to spike-based neural systems. The achievements of the work presented in 
this thesis are summarized in this chapter, with suggestions for future work.
In Chapter 1, a brief review of the fundamentals of neural networks is presented. The 
so-called spiking neural networks and its neuron models take the advantages over the 
conventional artificial neural networks, and exhibit the synaptic plasticity which is a 
form of change of the pre-processing, that plays an important role in the learning of 
neural networks. This chapter also reviews the state of the art in conventional neural 
hardware, outlines the fundamental principles and concepts of implementation 
technology, and presents existing work on electronic implementation of neural 
networks, especially the basic units: neurons and synapses. Using VLSI technology, 
such silicon models of neurons together with the models of synapses could prove 
useful in robots, sensors, and many other research areas.
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Chapter 2 presents some relevant fundamental aspects of semiconductor devices. The 
explanation of three basic operation modes of a MOS capacitor, accumulation, 
depletion and inversion, is provided. The C-V characteristics of the MOS capacitors 
are described and illustrated by an experimental study. In addition, the principles of 
the MOS transistor action are provided. The semiconductor industry has been one of 
the most successful on the planet. Moore’s law has been the guiding principal for 
semiconductor industry over the last 40 years. Until now, the regular increase in the 
computational and processing capability of integrated circuits has resulted from 
making smaller silicon-based transistors. As CMOS technology starts to run into its 
fundamental limit, there has been an interest in exploring bio-inspired architectures 
which is the focus of this work.
In Chapter 3, we have developed a charge coupled synapse, based on a two-capacitor 
charge transfer device structure. The weighting functionality can be integrated into the 
first stage by means of a floating gate. A pre-synaptic spike to the second phase allows 
the charge under the first gate to drift onto the output terminal, which constitutes the 
interface with the point neuron, to produce a current or voltage spike. The simulation 
results show that the implementation of synapse represents the intrinsic dynamics of 
biological synapse, the dominant building block in spiking neural networks, by using 
innate features of the semiconductor physics. Since most of the operations are 
capacitive in nature, the proposed implementation is inherently low power and simple 
calculations indicate that the new device can surpass the performance of current 
implementation techniques.
In Chapter 4, the establishment of weight charge packet by thermal generation of 
electron-hole pairs is mathematically modeled, and the response of a charge coupled 
synapse to successive pre-synaptic spikes is investigated. To speed up the recovery 
process of charge coupled synapses and make the time scale of the ISI of biological 
system tunable, we proposed two implementations of programmable dynamic 
synapses integrated within single semiconductor devices. The first is implemented 
using the charge coupled synapse structure to which an additional source of minority 
carriers is attached. The programmable functionality of the synapse is realized by the 
weight restoration through charge injection from an n+-p diode pulsed by a small 
negative voltage. The second comprises a MOS transistor operating in subthreshold
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and two MOS capacitors in proximity to the transistor. One of the capacitors is 
permanently biased in strong inversion where the associated density of charge in the 
well implements the weighting. When a pre-synaptic spike is applied to the gate of the 
second MOS capacitor the charge density in the well falls producing a current spike at 
the output. The amplitude of the spike is correlated with the equilibrium charge 
density in the well, which is controlled by the associated gate voltage. The function of 
the MOS transistor is to restore the charge in the well whereby the duration of this 
process is dictated by the associated gate voltage. Therefore, the synapse is capable of 
operating in the facilitating state over a large frequency range. The area of a 
programmable dynamic synapse can be maintained to be small and since it operates in 
transient mode, its power consumption is negligible. Simulation results are presented 
which clearly demonstrate its operation.
Chapter 5 presented an analog neuron cell with the newly developed charge coupled 
synapses. Aggregation of spikes from an array of synapses is achieved using a current 
mirror configuration whose output post-synaptic potential can be used to stimulate a 
point neuron circuit. A couple of CMOS inverters were employed to implement the 
temporal and spatial integration of weighted input spikes generated by the synaptic 
array. The decay of the membrane potential is mimicked by the charge leakage 
through a reverse-biased diode, or a tunable MOS transistor. The neuron cell is 
capable of capturing the summing and thresholding dynamics of biological neurons. 
Simulations were presented to verify that the proposed neuron cell implementation is 
feasible and has the potential for implementing biological neural networks in 
hardware.
There are three aspects of the future work on the basis of the work in this thesis. For 
the implementation of dynamic synapses, the further work involves extending the 
dynamic synapse, presented in Section 4.5, to operate in the depressing state by 
controlling the rate at which the potential well empties. Both simulation and 
experimental results from test structures should be presented. This work will facilitate 
the restoration of weight charge packet more dynamical and programmable.
The second is related to the floating gate technology. As mentioned above, the 
synaptic weight is represented by the stored charge with associated voltage on the
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floating gate where the charge would be added or removed through a tunneling 
process using well-established, read-only memory cell technology. The synaptic 
weight can therefore be updated by engineering the correlation between the pre- 
synaptic and the post-synaptic signals. In such memory devices, there are essentially 
no pathways through which charge can flow, because the conductive element is 
completely surrounded by dielectric making the capacitor isolated from all other 
circuits. The threshold voltage can be altered by changing the amount of charge 
present between the channel and the gate. The state can be set by using both Fowler- 
Nordheim tunneling and hot electron injection, which require high voltages and a 
relatively long time. In general, a feedback is required to improve the accuracy and 
precision of the floating gate devices. On architectural level neural implementation, 
issues such as the choice of training algorithms, network size, application domain, 
which will influence the choice of floating gate technology, need to be considered.
In the human brain, neurons of the order of 1011 are interconnected in a complex 
pattern, it is inconceivable that current metal layout topologies will facilitate this level 
of integration primarily because the silicon surface area consumed by interconnect is 
proportional to the product of the neuron density in adjacent layers. Therefore the 
inter-neuron connectivity problem should be addressed. In particular, a time 
multiplexing neural network architecture, whereby the interconnect density is 
independent of the number of neurons in the network, should be explored to provide a 
very area efficient route to interconnect implementation. In addition, there is a need to 
design low power control circuitry for the neurons and synapses at system level, 
where it may be possible to use, for instance, subthreshold logic, given the overall 
slow speed of the circuitry. Furthermore, the potential to scale the devices to the 
densities required for emulating brain-like behavior should be explored. The entire 
silicon neural network with the compact low power analog neuron cells will advance 
both the computational intelligence and the CMOS technology well beyond its current 
“post CMOS scaling limit”.
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Appendix 1 Description of Spice Model Parameters
Parameter Description
W Channel width
L Channel length
LEVEL Model index
LD Lateral diffusion
TOX Oxide thickness
VTO Zero-bias threshold voltage
KP Transconductance parameter
NSUB Substrate doping
GAMMA Bulk threshold parameter
PHI Surface potential
UO Surface mobility
UEXP Critical field exponent in mobility degradation
UCRIT Critical field for mobility degradation
DELTA Width effect on threshold voltage
VMAX Maximum drift velocity of carriers
XJ Metallurgical junction depth
LAMBDA Channel length modulation
NFS Fast surface state density
NEFF Total channel charge (fixed and mobile) coefficient
NSS Surface state density
RSH Drain and source diffusion sheet resistance
PB Bulk junction potential
CGDO Gate-drain overlap capacitance, per channel width
CGSO Gate-source overlap capacitance, per channel width
CJ Zero-bias bulk junction bottom capacitance per m of junction area
MJ Bulk junction bottom grading coefficient
CJSW Zero-bias bulk junction sidewall capacitance per m of junction perimeter
MJSW Bulk junction sidewall grading coefficient
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